Skip to content
View VLSIJEXA's full-sized avatar
🙃
занятый
🙃
занятый

Block or report VLSIJEXA

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
VLSIJEXA/README.md

Hi there 👋

🌱 I’m currently learning HDL

Pinned Loading

  1. basic-VHDL basic-VHDL Public

    VHDL Implementations:logic Gates, Flip-Flops, Adders, Mux, and Encoders/Decoder This repository contains VHDL implementations of essential digital circuits used in FPGA and ASIC design .This reposi…

    C 1

  2. Basic_Verilog Basic_Verilog Public

    This repository showcases a collection of basic Verilog projects developed using Vivado . The projects focus on fundamental concepts in digital logic, including combinational logic (e.g., adders, …

    C 1

  3. barrel-shifter barrel-shifter Public

    This is a simplified representation of how a barrel shifter operates. The actual implementation would require designing the shift logic (using multiplexers or combinatorial logic) based on the numb…

    C 1

  4. ALU_Design ALU_Design Public

    4-Bit ALU Design

    C 1

  5. FIFO_singleclock_design FIFO_singleclock_design Public

    C 1

  6. memories_designing memories_designing Public

    C 1