

September 18, 2025

**6.S894**

# **Accelerated Computing**


## **Lecture 3: Memory**

Jonathan Ragan-Kelley 

# A Conventional Memory Hierarchy

**Tradeoff:** small, fast, close  
**vs.** large, slow, far


**Fundamental constraint:**  
large memories are  
*farther away, on average*




# A Conventional Memory Hierarchy

**Tradeoff:** small, fast, close  
**vs.** large, slow, far

**Fundamental constraint:**  
large memories are  
*farther away, on average*




# CPU



**more parallelism**  
**more registers**


# GPU




**higher bandwidth,**  
**lower capacity**

Main Memory


Main Memory





# How can we get **more bandwidth?**

1. **Faster** bus frequency
2. **Wider** interface  
(parallelism)



GPU  
Main  
Memory  
(20 GB)




DRAM  
DDR5

**Capacity:** 1-4 GBytes x  $n$  chips  
**Interface:** 32 bits  
**Speed:** 6.4 GT/s } 25.6 GB/sec  
(DDR5-6400)


# Increasing memory bus **frequency**

## Tradeoff:


**faster**  
signaling



shorter  
wires



fewer  
chips



less  
**capacity**

DRAM  
GDDR6

**Capacity:** 4 GBytes x **1 chips**  
**Interface:** 32 bits  
**Speed:** 18 GT/s } **72 GB/sec**  
(GDDR6)

DRAM  
DDR5

**Capacity:** 1-4 GBytes x *n* chips  
**Interface:** 32 bits  
**Speed:** 6.4 GT/s } 25.6 GB/sec  
(DDR5-6400)



# Increasing memory bus **width** (parallelism!)


**Aggregate:** 5 chips

**Capacity:** 20 GBytes

**Interface:** 160 bits  
**Speed:** 18 GT/s } 360 GB/sec  
(GDDR6)



**Limit:** processor pins

**Practical:** ~384-512 bits  
(12-16 chips)





# Increasing memory bus width **further:** **package-level** integration





# Increasing memory bus width **further:** **package-level** integration

## Per-module:


**Capacity:** 24 GBytes

**Interface:** 2048 bits } 819 GB/sec  
**Speed:** 3.2 GT/s }  
(HBM3)

## Aggregate:

**Capacity:** 96 GBytes

**Interface:** 8192 bits } 3.3 TB/sec



High bandwidth requires  
**wide memory interfaces**

How can we  
**keep them fed?**


# Mapping address space to memory channels




# Mapping address space to memory channels



# Mapping address space to memory channels






# Mapping address space to memory channels






**32 bits/cycle**





**32 bits/cycle**

**32 x 32 bits/cycle**



**32 x 32 bits/cycle**

**1024 bits/cycle**



**1024 bits/cycle**

# Striping memory across channels generally gives **higher bandwidth**

