Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Usage of RAM block as ROM #339

Open
PPlinux opened this issue Jan 8, 2022 · 0 comments
Open

Usage of RAM block as ROM #339

PPlinux opened this issue Jan 8, 2022 · 0 comments

Comments

@PPlinux
Copy link

PPlinux commented Jan 8, 2022

Dear,

is the a way using RAM (GHDL,VHDL -> Yosys) FPGA (onchip) blockRAM 521 words 16 bit as ROM ?
In Lattice ICE40 FPGA RAM could be preloaded during FPGA power on.

Hoping to receive some examples or advice, I meanwhile remain,

Patrick Pelgrims

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant