## Conception avancée des systèmes informatiques Hiver 2021

## Processeur a Pipeline

Membre du groupe:

Amen Abshir - 300035421 Oumou Chérif Bah - 300036342

# I- Partie theorique

# 1- Introduction

Dans le but d'augmenter la performance du processeur, le concepteur utilise le processus de Pipelining.

Le pipeline est un mécanisme permettant d'accroître la vitesse d'exécution des instructions dans un micro-processeur. L'idée générale est d'appliquer le principe du travail à la chaîne à l'exécution des instructions. Dans un microprocesseur sans pipeline, les instructions sont exécutées les unes après les autres. Une nouvelle instruction n'est commencée que lorsque l'instruction précédente est complètement terminée. Avec un pipeline, le micro-processeur commence une nouvelle instruction avant d'avoir fini la précédente. Plusieurs instructions se trouvent donc simultanément en cours d'exécution au cœur du micro-processeur. Le temps d'exécution d'une seule instruction n'est pas réduit. Par contre, le débit du micro-processeur, c'est-à-dire le nombre d'instructions exécutées par unité de temps, est augmenté. Il est multiplié par le nombre d'instructions qui sont exécutées simultanément

Dans ce laboratoire, nous allons implémenter un processeur pipeline en tenant compte des données disponibles dans l'énoncé du laboratoire telles que la spécification d'entrée et sorties, nombre de bit pour le chemin de donnée, la largeur des instructions et de la mémoire.

Le pipeline a implémenter comprend cinq étapes :

1) Récupérer l'instruction de la mémoire: Comme nous avons besoin que plus d'une instruction entre dans le chemin de donnée, il faut supposer que cette étape se fait en un cycle d'horloge et il faut normalement 5 cycles pour exécuter une instruction. A la fin de cette étape, toutes les instructions à exécuter sont chargées dans la pipeline chacune a une étape différente (décalage)..

- 2) Lire les registres tout en décodant l'instruction: Une fois les instructions récupérer, il faut les décoder et les lire dans les registres à chaque horloge de cycle
- 3) Exécuter l'opération ou calculer une adresse: On effectue l'opération demandée tout en ayant accès à la mémoire et aux registres
- 4) Selon l'opération à effectuer, on peut aller dans la mémoire de donner et prendre des opérandes u placer quelque chose dans la mémoire
- 5) Écrire le résultat final dans un registre, la source de résultat peut être la mémoire, l'unité de calcul ou même un autre registre.

Lors de l'exécution d'un pipeline, l'on peut rencontrer trois types de hasard causant ainsi l'échec du pipeline:

les hasards structurels lorsque la combinaison d'instruction n'est pas supporté par le chemin, les hasards de contrôle lorsqu'une décision est prise après l'exécution d'une seul instruction tandis que les autres s'exécute encore, et enfin les hasards de donnée lorsqu'une instruction dépend des résultats d'une autre instruction sur le pipeline.

Dans ce laboratoire, nous allons ignorer tout hasard structurel pouvant survenir.

## 2- Objectif

L'objectif de ce laboratoire est de concevoir et de construire un processeur pipeline RISC en VHDL. A la fin de ce laboratoire, l'étudiant(e) doit être capable de:


- 1. Concevoir, réaliser et de tester un processeur pipeline RISC;
- Démontrer une compréhension complète des concepts de pipelining, y compris les hasards, dans le contexte des processeurs RISC et architectures d'ensemble d'instructions.

## 3- Prélab

Concevoir la détection des hasards et unités d'expédition décrits dans ce laboratoire


#### **Hazard detecting**

La composante de détection de hasard à 3 sorties (PCWrite, MuxSel et IF/ID.Write) la valeur de chacune de ces sorties et identique. Lorsqu'on détecte un hasard, nous devons avoir un "nop" donc les sorties sont égales à 0. Cette détection de hasard se passe lorsque ID/EX.MemRead = 1, ID/EX.RegRt est égale à IF/ID.RegRs ou IF/ID.RegRt.



#### Voir code a la fin


#### Hazard detecting simulation



#### Forwarding unit

Cette composante est utilisée pour détecter les hasards de données et donner la valeur de ForwardA et ForwardB pour nos deux multiplexeurs. Nous avons 6 entrées (EX\_MEM\_RegRd, MEM\_WB\_RegRd, ID\_EX\_RegRs, ID\_EX\_RegRt,EX\_MEM\_RegWrite, MEM\_WB\_RegWrite) et nos deux sorties (ForwardA et ForwardB) qui vont être égale à "10", "01" ou "00" selon les valeurs des entrées

#### Forwarding unit Simulation



# **II-Partie conception**

Alu\_onebit et nbit\_alu

```
library ieee;
use ieee.std_logic_1164.all;
output ⇒ mux_2_o);

and_o= mux_1_o and mux_2_o;
or_o= mux_1_o or mux_2_o;
or_o= mux_1_o or mux_2_o;
or_o= mux_1_o or mux_2_o;
or_o= mux_1_o or mux_2_o;
or_o= mux_1_o,
i_Ai ⇒ mux_1_o,
i_Bi ⇒ mux_2_o,
o_Sum ⇒ add_o,
o_CarryOut ⇒ CarryOut);
Set=add_o;
mux4_2_l: entity work.mux4_2
port map (
sl ⇒ Operation(l),
sl ⇒ Operation(l),
sl ⇒ or_o,
xl ⇒ or_o,
x2 ⇒ add_o,
x3 ⇒ Less,
f ⇒ Result);
```

Figure2 : Screenshot du code de alu\_onebit

```
library ieee;
use ieee.std logic 1164.all;
entity mbit ALU is
  generic (
    n : positive := 31);
  port (
                     : in std_logic_vector(n downto 0); -- operands
    Ainvert, Binvert : in std logic;
    Operation : in std_logic_vector;
                    : out std_logic_vector(n downto 0);
: out std_logic);
    sero
end entity mbit ALU;
architecture basic of mbit ALU is
 signal i_carry, i_result, temp : std_logic_vector(m downto 0);
  signal i_set, i_sero : std_logic;
  component alu onebit is
    port (
      a, b
                           : in std logic;
      Ainvert, Binvert : in std_logic;
                      : in std_logic_vector(1 downto 0);
: in std_logic;
      Carryin, Less
      CarryOut, Result, Set : out std_logic);
  end component alu onebit;
begin -- architecture basic
  alu_onebit_1: entity work.alu_onebit
    port map (
                => a(0),
      ь
               => b(0),
      Ainvert => Ainvert,
      Binvert => Binvert,
      Operation => Operation,
      Carryin => Binvert,
      Less => i set,
      CarryOut => i_carry(0),
      Result
              =>i result(0));
  alu_gen: for i in 1 to n-1 generate
    alu onebit 2: entity work.alu onebit
      port map (
             => a(i),
       a
b
                  => b(i),
       Ainvert => Ainvert,
Binvert => Binvert,
        Operation => Operation,
        Carryin =>i_carry(i-1) ,
        Less => '0',
        CarryOut => i_carry(i),
        Result => i_result(i));
  end generate alu_gen;
  alu onebit 3: entity work.alu onebit
    port map (
               => a(n),
               => b(n),
      Ainvert => Ainvert,
Binvert => Binvert,
      Operation => Operation,
      Carryin => i_carry(n-1),
      Less => '0',
      CarryOut => i_carry(n),
      Result => i result(n),
               => i_set);
      Set
temp(0)<=i result(0);
```

Figure3: Screenshot du code de nbit\_alu.vhd

Le composant alu est implémenté à l'aide du composant alu onebit instancie n fois. La variable indique le nombre de bit qu'on veut utiliser dans nos opérandes. Cette entité, basée sur la figure B.10.5 dans l'annexe B du livre Computer design and organization, est capable de faire les opérations and, or, add, sub et less. Il peut aussi inverser les entrées. Il a comme sortie le résultat de l'opération et le signal de statut zero.

#### **ALU\_control**

```
ibrary ieee;
use ieee.std_logic_1164.all;
entity alu_control is

port (
    AluOp : in std_logic_vector(1 downto 0);
    Funct : in std_logic_vector(5 downto 0);
    Operation : out std_logic_vector(2 downto 0));
end entity alu_control;
architecture basic of alu_control is
    signal op_2, op_1, op_0, i_1 : std_logic;

begin -- architecture basic
    i_1<= AluOp(1) and Funct(1);
    Operation(2)<=i_1 or AluOp(0);
    Operation(1)<=(not (AluOp(1))) or (not Funct(2));
    Operation(0)<=(Funct(3) or Funct(0)) and AluOp(1);

end architecture basic;</pre>
```

Code VHDL de alu control

Cette entité nous permet de choisir l'opération de notre alu a partir du champs funct de l'instruction et le signal de control AluOp.

## Clk\_div

```
use ieee.std logic 1164.all;
entity clk div is
 port (
   GClock, GReset : in std logic;
   PC clock : out std logic);
end entity clk div;
architecture basic of clk_div is
 signal out_1, out_2, out_3: std_logic;
 signal i_1, i_2, i_3: std_logic;
 signal not out 1, not out 2, not out 3: std logic;
 component enARdFF_2 is
   port (
     i_resetBar : IN STD_LOGIC;
     i_d : IN STD_LOGIC;
     i_enable : IN STD_LOGIC;
     i_clock : IN STD_LOGIC;
     o_q, o_qBar : OUT STD_LOGIC);
 end component enARdFF_2;
begin -- architecture basic
  i 1<= not out 1 and out 2 and out 3;
  enARdFF_2_1: entity work.enARdFF_2
   port map (
     i resetBar => GReset,
     i_d => i_1,
     i enable => '1',
     i_clock => GClock,
              => out 1,
     o_q
     o qBar => not out 1);
i 2<=( not out 1 and not out 2 and out 3)or ( not out 1 and out 2 and not out 3);
  enARdFF_2_2: entity work.enARdFF_2
   port map (
     i_resetBar => GReset,
     id => i_2,
     i enable => '1',
              => GClock,
     i clock
     o_q
               => out 2,
     o_q => out_2,
o_qBar => not_out_2);
  i_3<=not_out_1 and not_out_3;
  enARdFF_2_3: entity work.enARdFF_2
   port map (
     i_resetBar => GReset,
     id => i_3,
     i enable => '1',
     i_clock => GClock,
              => out 3,
     o q
     o qBar
              => not out 3);
  PC_clock <= out_1 and not(out_2) and not(out_3);
end architecture basic;
```

Figure4: Screenshot du code de clk\_div.vhd

Cette entité a comme entrée GClock et GReset et a comme sortie PC\_clock. Il nous permet de diviser l'horloge globale par 5, pour que la valeur du compteur de programme (PC) s'incrémente tous les 5 impulsions de l'horloge Globale.

#### Controlpath

```
library ieee;
use ieee.std logic 1164.all;
entity controlpath is
                                                                                       : in std logic vector(5 downto 0);
    RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp1, ALUOp0, Jump : out std logic);
end entity controlpath;
architecture basic of controlpath is
  signal r format, lw, sw, beq, j : std logic;
begin -- architecture basic
  r format<=(not Op(5)) and (not Op(4)) and (not Op(3)) and (not Op(2)) and (not Op(1)) and (not Op(0));
 1 = (Op(5)) and (not Op(4)) and (not Op(3)) and (not Op(2)) and Op(1)) and Op(0));
 sw <= (Op(5)) and (not Op(4)) and (Op(3)) and (not Op(2)) and (Op(1)) and (Op(0));
 beq <= (not Op(5)) and (not Op(4)) and (not Op(3)) and (Op(2)) and (not Op(1)) and (not Op(0));
  j < = (\text{not Op}(5)) and (\text{not Op}(4)) and (\text{not Op}(3)) and (\text{not Op}(2)) and (\text{Op}(1)) and (\text{not Op}(0));
  RegDst<=r_format;</pre>
  ALUSrc<=lw or sw;
  MemtoReg<=lw;
  RegWrite<=r format or lw;
  MemRead<=lw;
  MemWrite<=sw;
  Branch<=beq;
  ALUOp1<=r_format;
  ALUOp0<=beq;
  Jump<=j;
end architecture basic;
```

Figure5 : Screenshot de l'entite controlpath

Controlpath prend comme entrée Op, qui correspond au 6 premier bit de l'instruction et a comme sortie les signaux de contrôles nécessaires pour le fonctionnement de notre processeur. Il est implémenté comme un décodeur simple avec des portes *et* ayant un fan-in de 6.

#### Data\_memory

```
-- megafunction wisard: %RAM: 2-PORT%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: altsyncram
-- File Name: data memory.vhd
-- Megafunction Name(s):
                       altsyncram
-- Simulation Library Files(s):
                       altera mf
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
--(including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorised distributors. Please refer to the
--applicable agreement for further details.
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY altera mf;
USE altera_mf.all;
ENTITY data memory IS
       PORT
        (
               clock : IN STD_LOGIC := '1';
data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
rdaddress : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
rden : TM STD_LOGIC_VECTOR (7 DOWNTO 0);
                               : IN STD_LOGIC := '1';
               rden
wraddress
                                  : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
                               : IN STD LOGIC := '0';
                                : OUT STD LOGIC VECTOR (7 DOWNTO 0)
END data memory;
```

Figure6 : Screenshot partiel de l'entite data\_memory.vhd

Cette entité correspond à notre data memory. Il a été implémenté à l'aide la fonction Megafunction wizard de Quartus. C'est un ram ainsi on est capable de lire son contenu q en provenant l'address de lecture rdaddress et le signal de control rden ou écrire dans

les cellules de mémoire en provenant l'address d'écriture wraddress et le signal de control wren.

#### **Instruction Memory**

```
- megafunction wizard: %ROM: 1-PORT%
 - GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: altsyncram
-- File Name: instruction_memory.vhd
-- Megafunction Name(s):
-- Simulation Library Files(s):
                      altera_mf
__ ***************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorized distributors. Please refer to the
--applicable agreement for further details.
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY altera_mf;
USE altera mf.all;
ENTITY instruction_memory IS
       PORT
               address : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
clock : IN STD_LOGIC := '1';
q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
       );
END instruction memory;
```

Figure7 : Screenshot partiel de l'entité instruction\_memory.vhd

Cette entité correspond à notre data memory. Il a été implémenté à l'aide la fonction Megafunction wizard de Quartus. C'est un ROM ainsi on est capable de lire son contenu q en provenant l'adresse de lecture. Cette adresse de lecture est PC.

### Mux\_21

```
IBRARY ieee;
USE ieee.std_logic_1164.ALL;
entity mux_21 is
  port(i_1 : in STD_LOGIC;
        i_2 : in STD_LOGIC;
        sel: in STD_LOGIC;
        output: out STD_LOGIC);
end mux_21;
architecture basic of mux_21 is
begin -- architecture basic
  output <=( i_1 and not (sel)) or (i_2 and sel);
end architecture basic;</pre>
```

Figure8

Cette entité prend est un multiplexeur qui prend comme entrée 2 bits et un sélecteur de 1 bit.

### Mux\_2n

```
library ieee;
use ieee.std_logic_1164.all;
entity mux_2n is

generic (
    n : positive := 7);

port (
    i_1, i_2 : in std_logic_vector(n downto 0);
    sel : in std_logic;
    f : out std_logic_vector(n downto 0));
end entity mux_2n;
architecture basic of mux_2n is
    component mux_21 is
    port (
        i_1 : in STD_LOGIC;
        i_2 : in STD_LOGIC;
        sel : in STD_LOGIC;
        output : out STD_LOGIC;
    end component mux_21;

begin -- architecture basic
    mux_gen: for i in 0 to n generate
    mux_21_1: entity work.mux_21
    port map (
        i_1 => i_1(i),
        i_2 => i_2(i),
        sel => sel,
        output => f(i));
end generate mux_gen;
end architecture basic;
```

Figure9: Screenshot de l'entite mux2n

Cette entité prend est un multiplexeur qui prend comme entrée 2 vecteurs de n bits et un sélecteur de 1 bit. On utilise le composant mux\_21 pour l'implémentation.

#### Mux8

```
library ieee;
use ieee std_logic_1164.all;
entity mux8 is
  generic (
    n : positive := 7);
    i_1, i_2, i_3,i_4 : in std_logic_vector(n downto 0);
    i_5, i_6, i_7,i_8 : in std_logic_vector(n downto 0);
                          : out std_logic_vector(n downto 0);
: in std_logic_vector(2 downto 0));
end entity mux8;
architecture basic of mux8 is
  signal to_mux1, to_mux2, to_mux3, to_mux4, to_mux5, to_mux6: std_logic_vector(n downto 0);
  mux_gen: for i in 0 to n generate
    mux 21 1: entity work.mux 21
      port map (

i_1 => i_1(i),

i_2 => i_2(i),

sel => s(0),
         output => to_muxl(i));
     mux_21_2: entity work.mux_21
       port map (
        i_1 => i_3(i),
i_2 => i_4(i),
sel => s(0),
         output => to_mux2(i));
     mux 21 3: entity work.mux 21
       port map (
        i_1 => i_5(i),
i_2 => i_6(i),
sel => s(0),
         output => to mux3(i));
      mux_21_4: entity work.mux_21
       port map (
        i_1 => i_7(i),
i_2 => i_8(i),
sel => s(0),
         output => to_mux4(i));
     mux_21_5: entity work.mux_21
       port map (
        i_1 => to_mux1(i),
i_2 => to_mux2(i),
         sel => s(1),
         output => to_mux5(i));
     mux_21_6: entity work.mux_21
       port map (
        i_1 => to_mux3(i),
i_2 => to_mux4(i),
sel => s(1),
         output => to_mux6(i));
     mux_21_7: entity work.mux_21
       port map (
        i_1 => to_mux5(i),
i_2 => to_mux6/i)
         i_2 => to_mux6(i),
sel => s(2),
         output => f(i));
  end generate mux gen;
end architecture basic;
```

Figure 10 : Screenshot du code de mux8.vhd

Cette entité prend est un multiplexeur qui prend comme entrée 8 vecteurs de n bits et un sélecteur de 3 bit. On utilise le composant mux\_2n pour l'implémentation.

#### Register\_file

Figure 11 : Screenshot partiel de l'entité register file.vhd

Cette entité correspond au fichier de registre de notre processeur. Il contient 8 registres de 8 bit. La décision de lire quel registre et mettre sa valeur dans les sorties Read\_data\_1 ou Read\_data\_2 dépend de la valeur des champs rs et rd de l'instruction. Ces champs correspondent aux entrée Read\_register\_1 et Read\_register\_2. La décision d'écrire dans quel registre dépend de la valeur du champ rt de l'instruction et le signal de contrôle RegWrite. Ce champ correspond à l'entrée Write\_register. Write data est écrit dans Write\_register.

#### Register\_nbit

```
ITBRARY ieee;
USE ieee.std_logic_1164.ALL;
entity register_nbit is

generic (
    n : positive := 7);

port (
    i_clock : in std_logic;
    load, reset : in std_logic;
    i_value : in std_logic_vector(n downto 0);
    o_value : out std_logic_vector(n downto 0);
end entity register_nbit;

architecture basic of register_nbit is
    component enARdFF_2 is
    port (
        i_resetBar : IN STD_LOGIC;
        i_d : IN STD_LOGIC;
        i_enable : IN STD_LOGIC;
        i_enable : IN STD_LOGIC;
        i_clock : IN STD_LOGIC;
        i_clock : IN STD_LOGIC;
        end component enARdFF_2;

begin -- architecture basic
loopn: for i in 0 to n generate
    enARdFF_2 1: entity work.enARdFF_2
    port map (
        i_resetBar => reset,
        id => i_value(i),
        i_enable => load,
        i_clock,
        o_q => o_value(i));
end generate loopn;

end architecture basic;
```

Figure 11: Code VHDL de registrer\_nbit.

Cette entite est un registre a n bit.

## Shift\_left\_nbit.

Figure12: Code vhdl de shift\_left\_2

Cette entité prend comme entrée un vecteur de n bit et ajoute "00" comme lsb.

## Sign\_extend

Figure 13 Code Vhdl de sign\_extend.

Cette entité prend comme entrée un vecteur de 16 bit et l'étend a 32 bit sans changer le signe original.

### **Equal test**

```
library ieee;
use ieee.std_logic_1164.all;
entity Equal test is
  port (
    Read_data_1, Read_data_2 : in std_logic_vector(7 downto 0);
                           : out std logic);
    status_equal
end entity Equal test;
architecture basic of Equal_test is
begin -- architecture basic
  status_equal<= not( Read_data_1(7) xor Read_data_2(7)) and not( Read_data_1(6) xor Read_P
data 2(6)) and not( Read data 1(5) xor Read data 2(5)) and not( Read data 1(4) xor Read da
ta_2(4)) and not(Read_data_1(3) xor Read_data_2(3)) and not(Read_data_1(2) xor Read_data.
2(2)) and not(Read_data_1(1) xor Read_data_2(1)) and not(Read_data_1(0) xor Read_data_2
· (0));
end architecture basic;
```

Figure Code Vhdl de Equal\_test.

Cette entité prend comme entrée deux vecteurs de 8 bit et test si ils sont égaux. On fait cela en opérant un not-xor bit par bit. La sortie est 1 s'ils sont égaux, sinon c'est 0.

IF/ID

```
library ieee;
use ieee.std logic 1164.all;
entity IF ID is
 port (
                : in std_logic_vector(31 downto 0);
   GClock, GReset, IF_ID_Write : in std_logic;
   instruction_out : out std_logic_vector(31 downto 0);
                 : out std_logic_vector(7 downto 0));
end entity IF_ID;
architecture basic of IF ID is
 component register nbit is
   generic (
     n : positive);
   port (
     i_clock : in std_logic;
     load, reset : in std_logic;
     i_value : in std_logic_vector(n downto 0);
o_value : out std_logic_vector(n downto 0));
 end component register nbit;
begin -- architecture basic
  instruction reg: entity work.register nbit
   generic map (
     n => 31)
   port map (
     i clock => GClock,
     load => IF ID Write,
     reset => GReset,
     i value => instruction,
     o value => instruction_out);
 register_nbit_1: entity work.register_nbit
   generic map (
     n => 7
   port map (
     i clock => GClock,
     load => IF ID Write,
     reset => GReset,
     i value => pc inc,
     o value => pc inc out);
```

end architecture basic;

Figure Code Vhdl de IF ID.

Cette entité correspond prend comme entrée le chemin de donne obtenue à l'étape extraction d'instructions (IF) du processeur et le transfert à l'étape de décodage d'instructions.

#### ID/EX

```
library ieee;
use ieee.std logic 1164.all;
entity ID EX is
 port (
   ALUSrc, RegDst
                                           : in std logic;
    ALUOp : in std_logic_vector(1 downto 0);
    GClock, GReset
                                                  : in std logic;
   Branch, MemRead, MemWrite
                                                  : in std logic;
   RegWrite, MemToReg
                                                  : in std logic;
                                                  : in std logic vector(7 downto 0);
   Read data 1, Read data 2
                                                  : in std logic vector(7 downto 0);
   sign extend
                                                  : in std logic vector(31 downto 0);
                                             : in std_logic_vector(4 downto 0);
   instruction_20_16, instruction_15_11
   ALUSrc_out, RegDst_out : out std_logic;
   ALUOp_out : out std_logic_vector(1 downto 0);
                                            : out std_logic;
   Branch_out, MemRead_out, MemWrite_out
                                                  : out std_logic;
: out std_logic_vector(7 downto 0);
: out std_logic_vector(7 downto 0);
    RegWrite out, MemToReg out
    PC out
   Read_data_1_out, Read_data_2_out
                                                  : out std_logic_vector(31 downto 0);
   sign extend out
   instruction_20_16_out, instruction_15_11_out : out std_logic_vector(4 downto 0));
end entity ID EX;
architecture basic of ID EX is
 signal EX: std_logic_vector(3 downto 0);
 signal M: std_logic_vector(2 downto 0);
 signal WB: std_logic_vector(1 downto 0);
  signal EX out: std logic vector(3 downto 0);
  signal M_out: std_logic_vector(2 downto 0);
  signal WB out: std logic vector(1 downto 0);
 component register nbit is
   generic (
     n : positive);
    port (
     i_clock : in std_logic;
     load, reset : in std_logic;
     i_value : in std_logic_vector(n downto 0);
o_value : out std_logic_vector(n downto 0));
  end component register_nbit;
pegin -- architecture basic
 EX<= ALUSrc&ALUOp&RegDst;
 EX reg: entity work.register nbit
   generic map (
     n => 3)
    port map (
     i_clock => GClock,
     load => '1',
reset => GReset,
     i_value => EX,
o_value => EX_out);
```

Figure Code Vhdl de ID EX.

Cette entité correspond prend comme entrée le chemin de donne obtenue à l'étape décodage d'instructions (ID) du processeur et le transfert à l'étape d'exécution.

#### **EX/MEM**

```
library ieee;
use ieee.std logic 1164.all;
entity EX MEM is
 port (
   GClock, GReset
                                                : in std logic;
   Branch, MemRead, MemWrite, Zero
                                                   : in std logic;
    RegWrite, MemToReg
                                                : in std_logic;
                                                : in std logic vector(7 downto 0);
                           : in std_logic_vector(7 downto 0);
   ALU, Read_d2
    wrb : in std logic vector(4 downto 0);
    Branch_out, MemRead_out, MemWrite_out,Zero_out
                                                        : out std_logic;
    RegWrite_out, MemToReg_out : out std_logic;
    PC out
                                                : out std_logic_vector(7 downto 0);
                           : out std_logic_vector(7 downto 0);
    ALU_out, Read_d2_out
    wrb out: out std logic vector(4 downto 0));
end entity EX MEM;
architecture basic of EX MEM is
 signal M: std logic vector(2 downto 0);
 signal WB: std_logic_vector(1 downto 0);
  signal M out: std logic vector(2 downto 0);
  signal WB_out: std_logic_vector(1 downto 0);
  component enARdFF 2 is
    port (
     i_resetBar : IN STD_LOGIC;
     i_d : IN STD_LOGIC;
i_enable : IN STD_LOGIC;
     i clock : IN STD LOGIC;
     o_q, o_qBar : OUT STD_LOGIC);
  end component enARdFF 2;
  component register_nbit is
   generic (
     n : positive);
    port (
     i_clock : in std_logic;
     load, reset : in std_logic;
     i_value : in std_logic_vector(n downto 0);
o_value : out std_logic_vector(n downto 0));
  end component register_nbit;
begin -- architecture basic
 M<=Branch& MemRead&MemWrite;
 M reg: entity work.register nbit
    generic map (
     n => 2)
    port map (
     i clock => GClock,
     load => 'l',
reset => GReset,
     i value => M,
     o value => M out);
```

## Figure: Code Vhdl de EX\_MEM.

Cette entité correspond prend comme entrée le chemin de donne obtenue à l'étape d'exécution d'instructions (EX) du processeur et le transfert à l'étape mémoire (MEM).

#### MEM/WEB

```
library ieee;
use ieee.std logic 1164.all;
entity MEM WB is
 port (
   GClock, GReset : in std logic;
   RegWrite, MemToReg : in std logic;
   ReadData : in std_logic_vector(7 downto 0);
                      : in std logic vector(7 downto 0);
   ALU
                      : in std logic vector(4 downto 0);
   RegWrite out, MemToReg out : out std logic;
   ReadData_out : out std_logic_vector(7 downto 0);
   ALU out
                             : out std logic vector(7 downto 0);
                             : out std logic vector(4 downto 0));
   wrb out
end entity MEM WB;
architecture basic of MEM WB is
  signal WB : std logic vector(1 downto 0);
 signal WB out : std logic vector(1 downto 0);
 component register nbit is
   generic (
    n : positive);
   port (
     i_clock : in std logic;
     load, reset : in std logic;
     i_value : in std_logic_vector(n downto 0);
o_value : out std_logic_vector(n downto 0));
 end component register nbit;
begin -- architecture basic
```

Figure Code Vhdl de MEM WB.

Cette entité correspond prend comme entrée le chemin de donne obtenue à l'étape mémoire (MEM) du processeur et le transfert à l'étape mémoire (WB).

#### Hazard detection unit

Figure Code Vhdl de Hazard\_detection\_unit.

Cette entité nous permet de détecter les hasards de contrôle et ensuite d'effectuer un décrochage ou un rinçage du tampon IF/ID.

## Forwarding unit

```
library ieee;
                              ieee.std_logic_1164.all;
        entity Forwarding_Unit is
                             ort ( EX MEM_RegisterRd, MEM_WB_RegisterRd : in std_logic_vector(4 downto 0);

ID EX_RegisterRs, ID_EX_RegisterRt : in std_logic_vector(4 downto 0);

MEM_WB_RegWrite, EX_MEM_RegWrite : in std_logic_vector(1 downto 0));

ForwardA, ForwardB : out std_logic_vector(1 downto 0));
      end entity Forwarding Unit;
      architecture basic of Forwarding_Unit is
signal not_sero_EX_MEM_RegisterRd: std_logic;
signal not_sero_MEM_WB_RegisterRd: std_logic;
                 signal EX_MEM_RegisterRd_eq_ID_EX_RegisterRs: std_logic;
signal EX_MEM_RegisterRd_eq_ID_EX_RegisterRt: std_logic;
                 signal MEM_WB_RegisterRd_eq_ID_EX_RegisterRs: std_logic;
signal MEM_WB_RegisterRd_eq_ID_EX_RegisterRt: std_logic;
                 signal ForwardA_temp: std_logic_vector(1 downto 0);
signal ForwardB_temp: std_logic_vector(1 downto 0);
                egin -- architecture basic
not_sero_EX_MEM_RegisterEX_MEM_RegisterEd(1) or EX_MEM_RegisterEd(2) or EX_MEM_RegisterEd(1) or EX_MEM_RegisterEd(0);
not_sero_MEM_WB_RegisterEd<=NEM_WB_RegisterEd(1) or MEM_WB_RegisterEd(0);
                EX_MEM_RegisterRd_eq_ID_EX_RegisterRs<= not ( EX_MEM_RegisterRd(4) xor ID_EX_RegisterRs(4)) and not ( EX_MEM_RegisterRd(2) xor ID_EX_RegisterRs(2)) and not ( EX_MEM_RegisterRs(1)) and not ( EX_MEM_RegisterRs(2)) and not ( EX_MEM_RegisterRs(1)) and not ( EX_MEM_RegisterRs(2)) and not ( EX_MEM_RegisterRs(2)) and not ( EX_MEM_RegisterRs(3)) and not ( 
RegisterRs(0)):
                EX_MEM_RegisterRd_eq_ID_EX_RegisterRt<= not ( EX_MEM_RegisterRd(4) xor ID_EX_RegisterRt(4)) and not ( EX_MEM_RegisterRd(3) xor ID_EX_RegisterRt(3)) and not ( EX_MEM_RegisterRd(1) xor ID_EX_RegisterRt(1)) and not ( EX_MEM_RegisterRd(1) xor ID_EX_RegisterRt(1)) and not ( EX_MEM_RegisterRd(2) xor ID_EX_RegisterRt(3)) and not ( EX_MEM_RegisterRd(3) xor ID_EX_RegisterRt(3) xor ID_EX_RegisterR
RegisterRt(0));
                MEM_WB_RegisterRd_eq_ID_EX_RegisterRs<= not ( MEM_WB_RegisterRs(4)) xor ID_EX_RegisterRs(3)) and not ( MEM_WB_RegisterRd(2) xor ID_EX_RegisterRs(3)) and not ( MEM_WB_RegisterRs(1)) and not ( MEM_WB_RegisterRd(1) xor ID_EX_RegisterRs(1)) and not ( MEM_WB_RegisterRd(2) xor ID_EX_RegisterRd(3)) xor ID_EX_RegisterRd(3) xor ID_EX_RegisterRd(4) xor ID_EX_RegisterRd(4) xor ID_EX_RegisterRd(4) xor ID_EX_RegisterRd(4) x
 RegisterRs(0));
            MEM_WB_RegisterRd_eq_ID_EX_RegisterRd<= not ( MEM_WB_RegisterRd(4) xor ID_EX_RegisterRt(4)) and not ( MEM_WB_RegisterRd(3) xor ID_EX_RegisterRd(3) and not ( MEM_WB_RegisterRd(2) xor ID_EX_RegisterRd(2) xor ID_EX_RegisterRd(0) xor ID_EX_RegisterRd
RegisterRt(0));
                 Forwardh temp(1)<= EX_MEM_RegWrite and not_mero_EX_MEM_RegisterRd and EX_MEM_RegisterRd_eq_ID_EX_RegisterRs;
Forwardb temp(1)<= EX_MEM_RegWrite and not_mero_EX_MEM_RegisterRd and EX_MEM_RegisterRd_eq_ID_EX_RegisterRt;
                 ForwardA temp(0) <= MEM_WB_RegWrite and not_more_no_MEM_WB_RegisterRd and MEM_WB_RegisterRd eq_ID_EX_RegisterRs and not ForwardA_temp(1);
ForwardB_temp(0) <= MEM_WB_RegWrite and not_more_no_MEM_WB_RegisterRd and MEM_WB_RegisterRd_eq_ID_EX_RegisterRt and not_ForwardB_temp(1);
                 ForwardA<= ForwardA_temp;
                   ForwardB<= ForwardB temp;
    end architecture basic;
```

Figure Code Vhdl de Forwarding\_unit Cette entité nous permet de détecter les hasards de donnée et ensuite d'expédier les bonnes valeurs à l'aide de ForwardA et ForwardB.

## **Pipelinedproc**

```
library ieee;
use ieee.std logic 1164.all;
entity pipelinedProc is
 port (
    GClock, GReset
                                                  : in std logic;
   ValueSelect, InstrSelect, DebugSelect
                                                 : in std logic vector(2 downto 0);
                                                   : out std logic vector (7 downto 0);
   InstructionOut
                                                   : out std logic vector(31 downto 0);
    DebugOut
                                                   : out std logic vector(3 downto 0);
    I_26_21, I_20_16, I_15_11
                                                   : out std logic vector(4 downto 0);
                                                      : out std_logic_vector(7 downto 0);
    Wr, Rdl, Rd2
    BranchOut, ZeroOut, MemWriteOut, RegWriteOut : out std logic);
end entity pipelinedProc;
architecture basic of pipelinedProc is
  -----BLOCK 1-----
 signal pc_input, pc_output : STD_LOGIC_VECTOR (7 DOWNTO 0);
 signal instruction : STD_LOGIC_VECTOR (31 DOWNTO 0);
                            : STD_LOGIC_VECTOR (7 DOWNTO 0);
  signal Alu_outl .
 signal instruction_out : std_logic_vector(31 downto 0);
signal pc_inc_out : std_logic_vector(7 downto 0);
signal GClock_2,s : std_logic;
  component enARdFF_2 is
   port (
      i_resetBar : IN STD_LOGIC;
      i_d : IN STD LOGIC;
     i_enable : IN STD_LOGIC;
i_clock : IN STD_LOGIC;
     o q, o qBar : OUT STD LOGIC);
  end component enARdFF 2;
  component register nbit is
   generic (
     n : positive);
   port (
     i_clock : in std_logic;
     load, reset : in std_logic;
     i_value : in std_logic_vector(n downto 0);
o_value : out std_logic_vector(n downto 0));
  end component register nbit;
```

```
component nbit ALU is
 generic (
   n : positive);
 port (
   a, b
               : in std_logic_vector(n downto 0);
   Ainvert, Binvert : in std_logic;
   Operation : in std_logic_vector(1 downto 0);
   result
                   : out std_logic_vector(n downto 0);
                   : out std logic);
   zero
end component nbit_ALU;
component instruction_memory is
 port (
   address: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
   clock : IN STD_LOGIC := '1';
   q : OUT STD LOGIC VECTOR (31 DOWNTO 0));
end component instruction memory;
component mux_2n is
 generic (
  n : positive);
 port (
   i_1, i_2 : in std_logic_vector(n downto 0);
   sel : in std_logic;
f : out std_logic_vector(n downto 0));
end component mux 2n;
component IF_ID is
 port (
   instruction : in std_logic_vector(31 downto 0);
pc_inc : in std_logic_vector(7 downto 0);
   GClock, GReset, IF_ID_Write : in std_logic;
   instruction_out : out std_logic_vector(31 downto 0);
   pc_inc_out : out std_logic_vector(7 downto 0));
end component IF_ID;
```

```
-----BLOCK 1-----
signal pc_input, pc_output : STD_LOGIC_VECTOR (7 DOWNTO 0);
signal instruction : STD_LOGIC_VECTOR (31 DOWNTO 0);
signal Alu_outl : STD_LOGIC_VECTOR (7 DOWNTO 0);
signal instruction_out : std_logic_vector(31 downto 0);
signal pc_inc_out : std_logic_vector(7 downto 0);
signal GClock 2,s
                                 : std logic;
component enARdFF 2 is
  port (
    i_resetBar : IN STD_LOGIC;
    i_d : IN STD_LOGIC;
i_enable : IN STD_LOGIC;
i_clock : IN STD_LOGIC;
    o_q, o_qBar : OUT STD LOGIC):
end component enARdFF 2;
component register nbit is
 generic (
    n : positive);
  port (
    i clock
                 : in std_logic;
    load, reset : in std logic;
   i_value : in std_logic_vector(n downto 0);
o_value : out std_logic_vector(n downto 0));
end component register nbit;
component nbit ALU is
 generic (
    n : positive);
    a, b : in std_logic_vector(n downto 0);
hinvert, Binvert : in std_logic;
    a, b
    Operation : in std_logic_vector(1 downto 0);
                        : out std_logic_vector(m downto 0);
    result
                        : out std logic);
end component mbit ALU;
component instruction memory is
 port (
    address : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
   clock : IN STD_LOGIC := '1';
q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
end component instruction_memory;
component mux 2n is
  generic (
   n : positive);
  port (
    i_1, i_2 : in std_logic_vector(n downto 0);
    sel : in std_logic;
f : out std_logic_vector(n downto 0));
end component mux 2n;
component IF ID is
 port (
    instruction : in std_logic_vector(31 downto 0);
pc_inc : in std_logic_vector(7 downto 0);
    GClock, GReset, IF_ID_Write : in std_logic;
    instruction_out : out std_logic_vector(31 downto 0);
    pc_inc_out : out std_logic_vector(7 downto 0));
end component IF ID;
```

```
-----BLOCK 2-----
signal Read_data_1_in, Read_data_2_in : std_logic_vector(7 downto 0);
signal sign_extend_32_in : std_logic_vector(31 downto 0);
signal ALUSrc_out, RegDst_out
                                                          : std logic;
signal ALUOp, ALUOp out
                                                                  : std_logic_vector(1 downto 0);
signal Branch_out, MemRead_out, MemWrite_out
                                                        : std logic;
signal RegWrite_out, MemToReg_out
                                                           : std_logic;
signal Regulte out, Hemiokeg out : std_logic_vector(7 downto 0);
signal Read_data_1_out, Read_data_2_out : std_logic_vector(7 downto 0);
signal sign_extend_out : std_logic_vector(31 downto 0);
signal instruction_25_21_out, instruction_20_16_out, instruction_15_11_out : std_logic_vector(4 downto 0);
signal RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp1, ALUOp0, Jump : std_logic;
signal control_mux_in, control_mux_out : std_logic_vector(9 downto 0);
                                  : std_logic;
: std_logic;
signal status_equal
signal IF Flush
component register_file is
  port (
    GClock, GReset
                                         : in std_logic;
    Read_register_1, Read_register_2 : in std_logic_vector(4 downto 0);
                     : in std_logic_vector(4 downto 0);
    Write_register
                                         : in std_logic_vector(7 downto 0);
: in std_logic;
    Write data
    RegWrite
    Read data 1, Read data 2
                                        : out std logic vector(7 downto 0));
end component register_file;
component controlpath is
  port (
                                                                                                   : in std_logic_vector(5 downto 0);
    RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOpl, ALUOpl, Jump : out std_logic);
end component controlpath;
component sign extend is
    input_16 : in std_logic_vector(15 downto 0);
    output_32 : out std_logic_vector(31 downto 0));
end component sign_extend;
component Equal_test is
  port (
    Read_data_1, Read_data_2 : in std_logic_vector(7 downto 0);
status_equal : out std_logic);
end component Equal_test;
component ID EX is
  port (
    ALUSrc, RegDst
                                                       : in std_logic;
    ALUOp
                                                       : in std_logic_vector(1 downto 0);
    GClock, GReset
                                                       : in std_logic;
    Branch, MemRead, MemWrite
                                                       : in std logic;
    RegWrite, MemToReg
                                                       : in std logic;
                                                       : in std_logic_vector(7 downto 0);
    Read_data_1, Read_data_2
                                                       : in std_logic_vector(7 downto 0);
    sign_extend
                                                       : in std_logic_vector(31 downto 0);
    instruction_20_16, instruction_15_11
                                                     : in std_logic_vector(4 downto 0);
: out std logic;
    ALUSrc out, RegDst out
    ALUOp_out
                                                       : out std_logic_vector(1 downto 0);
                                                     : out std_logic;
    Branch_out, MemRead_out, MemWrite_out
    RegWrite_out, MemToReg_out
                                                      : out std_logic;
    PC_out
                                                       : out std_logic_vector(7 downto 0);
    Read data 1 out, Read data 2 out : out std logic vector(7 downto 0);
sign_extend_out : out std_logic_vector(31 downto 0);
instruction_20_16_out, instruction_15_11_out : out std_logic_vector(4 downto 0));
```

```
-----BLOCK 3------
signal output shift2, FA, FB: std logic vector(7 downto 0);
signal mux out2: std logic vector(7 downto 0);
signal Operation : std logic vector(2 downto 0);
signal Zero
                         : std logic;
signal PC shift
                                                          : std logic vector(7 downto 0);
signal ALU
                                         : std logic vector(7 downto 0);
signal wrb
                                                   : std_logic_vector(4 downto 0);
signal Branch_out_ex, MemRead_out_ex, MemWrite_out_ex, Zero_out : std_logic;
signal RegWrite out ex, MemToReg out ex
                                                          : std logic;
                                                          : std_logic_vector(7 downto 0);
signal PC shift out
signal ALU out, Read d2 out
                                                    : std logic vector (7 downto 0);
signal wrb out
                                                    : std logic vector(4 downto 0);
component shift_left_2 is
 generic (
  n : positive);
 port (
   input_n : in std_logic_vector(n downto 0);
   output shift2 : out std logic vector(n+2 downto 0));
end component shift_left_2;
component EX MEM is
 port (
   GClock, GReset
                                                : in std_logic;
   Branch, MemRead, MemWrite, Zero
                                                : in std_logic;
   RegWrite, MemToReg
                                                 : in std logic;
                                                 : in std_logic_vector(7 downto 0);
                                                 : in std_logic_vector(7 downto 0);
   ALU, Read d2
   wrb
                                                 : in std_logic_vector(4 downto 0);
   Branch_out, MemRead_out, MemWrite_out, Zero_out : out std_logic;
   RegWrite_out, MemToReg_out
                                                : out std_logic;
   PC out
                                                 : out std_logic_vector(7 downto 0);
   ALU_out, Read_d2_out
                                                 : out std_logic_vector(7 downto 0);
   wrb out
                                                 : out std logic vector(4 downto 0));
end component EX MEM;
component alu control is
 port (
   Alu0p
            : in std logic vector(1 downto 0);
   Funct : in std_logic_vector(5 downto 0);
   Operation : out std_logic_vector(2 downto 0));
end component alu control;
component mux4n is
 generic (
   n : positive);
 port (
   i_1, i_2, i_3, i_4 : in std_logic_vector(n downto 0);
                     : out std logic vector(n downto 0);
                     : in std logic vector(1 downto 0));
end component mux4n;
```

DT OCT

```
-----BLOCK 4------
signal RegWrite out mem, MemToReg out mem : std logic;
signal ReadData_out : std_logic_vector(7 downto 0);
                           : std_logic_vector(7 downto 0);
signal ALU_out_mem
signal wrb_out_mem
                               : std_logic_vector(4 downto 0);
component data_memory is
 port (
   clock : IN STD LOGIC := '1';
   data : IN STD LOGIC VECTOR (7 DOWNTO 0);
   rdaddress: IN STD LOGIC VECTOR (7 DOWNTO 0);
   rden : IN STD LOGIC := '1';
   wraddress: IN STD LOGIC VECTOR (7 DOWNTO 0);
   wren : IN STD_LOGIC := '0';
   q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
end component data_memory;
component MEM WB is
 port (
   GClock, GReset : in std_logic;
RegWrite, MemToReg : in std_logic;
   RegWrite, MemToReg
   ReadData
                         : in std_logic_vector(7 downto 0);
                        : in std_logic_vector(7 downto 0);
   ALU
   wrb
                        : in std_logic_vector(4 downto 0);
   RegWrite_out, MemToReg_out : out std_logic;
   ReadData_out : out std_logic_vector(7 downto 0);
ALU_out : out std_logic_vector(7 downto 0);
   ALU_out
                        : out std_logic_vector(4 downto 0));
   wrb out
end component MEM WB;
-----BLOCK 5------
signal Write_data : std_logic_vector(7 downto 0);
-----Output-----
signal other, other2: std_logic_vector(7 downto 0);
signal inst2, inst3, inst4, inst5:std_logic_vector(31 downto 0);
component mux8 is
 generic (
  n : positive);
 port (
   i 1, i 2, i 3, i 4 : in std logic vector(n downto 0);
   i_5, i_6, i_7, i_8 : in std_logic_vector(n downto 0);
                  : out std logic vector(n downto 0);
                  : in std logic vector(2 downto 0));
end component mux8;
```

```
-----Hazard detection/ Forward detection unit------
 signal MEM_WB_RegWrite, EX_MEM_RegWrite : std_logic;
 signal ForwardA, ForwardB : std_logic_vector(1 downto 0);
                                            : std logic vector(3 downto 0);
  signal debugl
 signal PCWrite, IF_ID_Write, Control_mux : std_logic;
 component Hazard_detection_unit is
   port (
     ID EX MemRead
                                       : in std logic;
     ID_EX_MemRead : in std_logic;
ID_EX_RegisterRt : in std_logic_vector(4 downto 0);
     IF_ID_RegisterRs, IF_ID_RegisterRt : in std_logic_vector(4 downto 0);
     PCWrite, IF_ID_Write, Control_mux : out std_logic);
  end component Hazard_detection_unit;
  component Forwarding_Unit is
   port (
     EX_MEM_RegisterRd, MEM_WB_RegisterRd : in std_logic_vector(4 downto 0);
     ID_EX_RegisterRs, ID_EX_RegisterRt : in std_logic_vector(4 downto 0);
     MEM_WB_RegWrite, EX_MEM_RegWrite : in std_logic;
ForwardA, ForwardB : out std_logic_vector(1 downto 0));
     ForwardA, ForwardB
 end component Forwarding Unit;
begin -- architecture basic
```

```
begin -- architecture basic
 -----BLOCK 1-----
 enARdFF 2 1: entity work.enARdFF 2
  port map (
    i resetBar => GReset,
     i d => GClock 2,
     i enable => 'l',
     i_clock => GClock,
             => s,
     o q
             => GClock 2);
     o qBar
 PC_1: entity work.register_nbit
   generic map (
    n => 7
   port map (
     i_clock => GClock_2,
     load => PCWrite,
     reset => GReset,
     i_value => pc_input,
     o_value => pc_output);
PC_adder: entity work.nbit ALU
  generic map (
   n => 7
  port map (
            => pc_output,
   a
           => "00000001",
   Ainvert => '0',
   Binvert => '0'.
   Operation => "10",
    result => Alu_outl);
 instruction memory 1: entity work.instruction memory
   port map (
     address => pc output,
     clock => GClock,
    q => instruction);
 mux 2n 1: entity work.mux 2n
   generic map (
    n => 7
   port map (
    i_1 => Alu_outl,
     i 2 => PC shift out,
     sel => PCSrc,
     f => pc input);
 IF ID 1: entity work. IF ID
   port map (
     instruction => instruction,
    pc_inc => Alu_outl,
                  => GClock 2,
     GClock
     GReset
                  => GReset,
     IF ID Write => IF ID Write,
     instruction out => instruction out,
     pc inc out => pc inc out);
```

```
----BLOCK 2--
register_file_1: entity work.register_file
     port map (
GClock
GClock -> GClock,
GReset -> GReset,
Read register 1 -> instruction out(25 downto 21),
Read register 2 -> instruction out(20 downto 16),
Write register -> wrb out mem,
Write data -> Write data,
RegWrite -> Read data 1 in,
Read data 1 -> Read data 1 in,
Read data 2 -> Read data 2 in);
I 26 21<- instruction out(25 downto 21);
I 20 16<- instruction out(20 downto 16);
I 15 11<- wrb out mem;
Rd1<- Read data 1 in;
Rd2<- Read data 2 in;
Wr<- Write data;
                                     -> GClock.
Wrs-Write data:
wr<-write data;

Equal test 1: entity work.Equal test

port map (

Read data 1 -> Read data 1 in,

Read data 2 -> Read data 2 in,

status equal -> status_equal);

controlpath 1: entity work.controlpath
   Branch -> Branch,
ALUOp1 -> ALUOp1,
ALUOp0 -> ALUOp0,
Jump -> Jump);
IF_Flush<=CReset and not (status_equal and Branch );
control_mux_in<= RegDst& ALUSrc & MemtoReg & RegWrite& MemRead & MemWrite & Branch & ALUOp1 & ALUOp1 & Jump;</pre>
mux_2n_5: entity work.mux_2n
   generic map (
n -> 9)
   n => 9)
port map (
i 1 => control mux in,
i 2 => "0000000000",
sel => Control mux,
f => control mux out);
ign_extend 1: entity work.sign_extend
sign_extend
port map (
   input 16 => instruction_out(15 downto 0),
   output 32 => sign extend 32 in);
ALUOp<= control_mux_out(2) & control_mux_out(1);</pre>
shift_left_2_1: entity work.shift_left_2
    generic map (
n -> 5)
    port map (
  input n -> sign_extend_32_in(5 downto 0),
  output_shift2 -> output_shift2);
nbit_ALU_3: entity work.nbit_ALU
   generic map (
n -> 7)
port map (
       a -> pc_inc_out,
b -> instruction_out(7 downto 0),
Ainvert -> '0',
Sinvert -> '0',
Operation -> "10",
result -> pc_inc_out(7 downto 0),
                          -> PC_shift);
        result
      ID_EX_1: entity work.ID_EX
    port map (
ALUSEC
```

```
-----BLOCK 3-----
 alu_control_1: entity work.alu_control
  port map (
            => AluOp_out,
=> sign_extend_out(5 downto 0),
    AluOp
    Funct
    Operation => Operation);
mux 2n 2: entity work.mux 2n
  generic map (
    n => 4)
  port map (
    i_1 => instruction_20_16_out,
    i 2 => instruction 15 11 out,
    sel => RegDst_out,
    f => wrb);
mux4n 1: entity work.mux4n
  generic map (
    n => 7)
  port map (
    i_1 => Read_data_1_out,
    i_2 => Write_data,
    i_3 => ALU_out,
    i_4 => "000000000",
    f => FA,
s => ForwardA);
mux4n 2: entity work.mux4n
  generic map (
    n = > 7)
  port map (
    i 1 => Read data 2 out,
    i_2 => ALU_out,
    i_3 => Write_data,
    i 4 => "00000000",
    f => FB,
    5 => ForwardB);
mux 2n 3: entity work.mux 2n
  generic map (
    n = > 7
  port map (
    i 1 => FB,
    i_2 => sign_extend_out(7 downto 0),
    sel => ALUSrc out,
    f => mux_out2);
 nbit ALU 2: entity work.nbit ALU
 generic map (
   n => 7)
  port map (
           => FA,
=> mux_out2,
   a
   ь
   Ainvert => '0',
Binvert => Operation(2),
   Operation => Operation(1 downto 0),
   result => ALU,
             => Zero);
   sero
 EX_MEM_1: entity work.EX_MEM
   port map (
                 => GClock 2,
    GReset
                => GReset,
    Branch
                => Branch out,
    MemRead
                 => MemRead out,
                => MemWrite_out,
    MemWrite
                 => Zero,
    Zero
    RegWrite
                => RegWrite,
    MemToReg
                => MemToReg,
    PC
                 => PC shift,
ATJU => ATJU.
```

```
-----BLOCK 4-----
PCSrc<= Branch and (status_equal);
data_memory_1: entity work.data_memory
 port map (
    clock => GClock,
data => Read_d2_out,
    rdaddress => ALU out,
    rden => MemRead_out_ex,
    wraddress => ALU out,
    wren => MemWrite_out_ex,
              => ReadData);
MEM_WB_1: entity work.MEM_WB
  port map (
    GClock => GClock_2,
GReset => GReset,
RegWrite => RegWrite_out_ex,
MemToReg => MemToReg_out_ex,
ReadData => ReadData,
ALU => ALU_out,
wrb => wrb_out,
     RegWrite_out => RegWrite_out_mem,
    MemToReg_out => MemToReg_out_mem,
    ReadData_out => ReadData_out,
    ALU_out => ALU_out_mem,
wrb_out => wrb_out_mem);
```

```
-----BLOCK 5-----
mux_2n_4: entity work.mux_2n
  generic map (
    n => 7
  port map (
    i_1 => ReadData_out,
    i 2 => ALU out mem,
    sel => MemToReg out mem,
    f => Write_data);
   -----Output-----
  other<= '0'& RegDst& Jump& MemRead & MemtoReg & ALUOp & ALUSrc;
other2<=Alu_out1;
mux8 1: entity work.mux8
 generic map (
   n = > 7)
 port map (
   i_1 => pc_output,
   i 2 => ALU,
   i_3 => Read_data_l_in,
   i 4 => Read data 2 in,
   i 5 => Write data,
    i_6 => other,
   i_7 => other2,
   i_8 => pc_input,
      => MuxOut,
    s => ValueSelect);
        BranchOut<= Branch;
        ZeroOut<= Zero;
        MemWriteOut<= MemRead out ex;
        RegWriteOut<= RegWrite_out_mem;
 instruction_1: entity work.register_nbit
  generic map (
    n => 31)
  port map (
    i clock => GClock 2,
    load => '1',
    reset => GReset,
    i value => instruction out,
    o_value => inst2);
  instruction 2: entity work.register nbit
  generic map (
    n => 31)
   port map (
    i_clock => GClock,
    load => 'l',
reset => GReset,
    i value => inst2,
    o_value => inst3);
  instruction 3: entity work.register mbit
  generic map (
    n => 31)
   port map (
    i_clock => GClock_2,
    load => 'l',
reset => GReset,
    i_value => inst3,
    o value => inst4);
  instruction_4: entity work.register_nbit
  generic map (
```

```
mux8 2: entity work.mux8
   generic map (
   port map (
     i 1 => instruction,
     i_2 => instruction_out,
     i 3 => inst2,
     i_4 => inst3,
     i_5 => inst4,
     i 6 => inst5,
     i_7 => "0000000000000000000000000000000000",
     f => InstructionOut,
s => InstrSelect);
 ------Hasard detection/ Forwarding unit------
 Forwarding Unit_1: entity work. Forwarding Unit
   port map (
     EX MEM RegisterRd => wrb_out,
     MEM WB RegisterRd => wrb out mem,
     ID_EX_RegisterRs => instruction_25_21_out,
     ID EX RegisterRt => instruction 20 16 out,
     MEM WB RegWrite => RegWrite out mem,
EX MEM RegWrite => RegWrite out ex,
ForwardA => ForwardA,
     ForwardA => ForwardA,
ForwardB => ForwardB);
 Hasard_detection_unit_1: entity work.Hasard_detection_unit
   port map (
                      => MemRead out,
     ID EX MemRead
     ID_EX_RegisterRt => instruction_20_16_out,
     IF ID RegisterRs => instruction 25 21 out,
     IF ID RegisterRt => instruction out(20 downto 16),
     PCWrite => PCWrite,
IF_ID_Write => IF_ID_Write,
Control_mux => Control_mux);
 debugl <= PCWrite & IF ID Write & ALUSrc_out & IF Flush;
 debug: entity work.mux8
   generic map (
     n => 3)
   port map (
     i 1 => debugl,
     i_2 => "0000",
     i_3 => "0000",
     i_4 => "0000",
     i 5 => "0000",
     i_6 => "0000",
     i_7 => "0000",
     i 8 => "00000",
     f => DebugOut,
      5 => DebugSelect);
end architecture basic;
```

Figure 13: Code complet de l'entité finale pipelinedproc

Ceci est le code complet de l'entité finale implémentant un processeur à pipeline à l'aide de tous les composants vus précédemment.

### **III-Realisiation Reelle**




Figure14 : Waveforme de alu\_onebit




Figure15 : Waveforme de nbit\_alu



Figure16 : Waveforme de alu\_control



Figure16: Waveforme de clk\_div




Figure17: Waveforme de mux\_21

<b>■</b> - <b>◇</b> /mux_2n_tb/i_1	00000000	00000000											
<u>+</u> -♦ /mux_2n_tb/i_2	11111111	11111111											
/mux_2n_tb/sel	1												
<u>+</u> -♦ /mux_2n_tb/f	11111111	00000000	11111111	00000000	111111	11	00000000	<u> </u>	00000000	11111111	00000000	<b>11111111</b>	
/mux_2n_tb/Clk	0												
/mux_2n_tb/n	7	7											

Figure 18 : Waveforme de mux\_2n

<b>*</b>	Msgs									
<b>+</b> -◆ /mux8_tb/i_1	00000000	00000000								
<b>⊞</b> - <b>♦</b> /mux8_tb/i_2	00000001	00000001								
<b></b> /mux8_tb/i_3	00000010	00000010								
_→ /mux8_tb/i_4	00000011	00000011								
/mux8_tb/i_5		00000100								
/mux8_tb/i_6	00000101	00000101								
+		00000110								
/mux8_tb/i_8		00000111								
<u>+</u> -♦ /mux8_tb/f		00000000	00000001	00000010	00000011	00000100	00000101	00000110	00000111	
<u>+</u> -♦ /mux8_tb/s	010	000	001	010	011	100	101	110	111	
/mux8_tb/Clk	1									
/mux8_tb/n	7	7								

Figure 19 : Waveforme de mux 8




Figure 20 : Wavforme de controlpath




Figure21 : Waveforme de register\_nbit




Figure 22: Waveforme de register\_file

•	/shift_left_2_tb/input_n	10000001	11111111	10101010			10000001			11111111		10101010		
	/shift_left_2_tb/output_shift2	1000000100	1111111100	101010100	)		100000010	)		111111110		101010100	)	
_	/shift_left_2_tb/Clk	1												
	/shift_left_2_tb/n	7	7											

Figure23 : Waveform de shift\_left\_2



Figure24 : Waveforme de sign\_extend



Figure : Waveforme de Equal test

<b>\$</b> 1 <b>₹</b> 1	Msgs												
+- //f_id_tb/instruction	F0F0F0F0	XXXXXXXXX	F0F0F0F0										
if_id_tb/pc_inc  if_id_tb/pc_inc		XX	AA										
/if_id_tb/GClock													
/if_id_tb/GReset													
/if_id_tb/IF_ID_Write													
if_id_tb/instruction  if_id_tb/instruction		00000000		[F0F0F0F0	00000000		F0F0F0F0	00000000		F0F0F0F0	00000	000	
<pre>/if_id_tb/pc_inc_out</pre>	00	00		IAA .	00		AA	00		AA	00		
											رهد		

Figure: Waveforme de if\_id




Figure : Waveforme de id\_ex




Figure : Waveforme de ex\_mem




Figure: Waveforme de mem\_wb




Figure: Waveforme de Hazard\_detection\_unit




Figure: Waveforme de Forwarding\_unit

<b>≨1</b> Msgs																	
/pipelinedproc_tb/G 0																	
/pipelinedproc_tb/G 1																	
	0																
→ /pipelinedproc_tb/I 0	0																
	00	(01	(02		(03		(04	(05	(06	) 2A	(28	) 2C	(20	(2E	(2F	(30	(31
	00000 (8	C020000	(8C030001	(00430822		(00621025		(10210020	(AC020003	(00430820	(00000000						
/pipelinedproc_tb/B 0																	
/pipelinedproc_tb/Z 1								$\vdash$			$\Box$						
/pipelinedproc_tb/M 0					П		$\sqcap$										
/pipelinedproc_tb/R 1																	

Figure : Waveforme de pipelinedproc

# Bonus : DÉMO sur la carte Altera.

## **Performance**

Performance processeur à cycle simple : delai\_alu= 8bits x 2 delai porte logique x 0.01= 0.16 ns

Delai processeur = 0.2ns (instruction mem) + 0.1 ns (reg file ) + 0.2 (data memory) + 0.16 ALU + 0.1 ns (write back )= 0.76 Avec 1 cycle = 0.2ns

#### Performance processeur à cycle pipeline

La performance de la première instruction est la même, mais lorsque le nombre d'instruction qu'on exécute augmente on s'approche à une performance de une instruction par cycle.

Délai processeur pipeline: 0.2ns

Les hasards de contrôles diminuent la performance.

#### **Discussion et Conclusion**

Ce laboratoire a été assez compliqué comparé aux précédents. Tout d'abord, nous n'avons pas eu besoin de rajouter plusieurs composantes vu que le processeur Pipeline se fait très bien à partir du processeur à cycle simple implémenté au lab 2. De plus, la conception graphique du Datapath été beaucoup plus compliquée pour ce laboratoire dû à la grande quantité de composantes que nous avions utilisé. Ainsi, le testing a été très laborieux et le débogage notamment dû à des problèmes de synchronisation ont pris une grande partie du temps. Il faut qu'on adapte nos méthodes de testing pour les grands projets Cependant, les objectifs du laboratoire, concevoir, réaliser et de tester un processeur pipeline RISC a été atteint. On a approfondi la théorie vue en classe, tout en appliquant les leçons de conception apprises dans le laboratoire précédent, notamment au niveau du testing.