
Processor Architecture: Pipelined Implementation

SEQ Stages

- Fetch
 - Read instruction from instruction memory
- Decode
 - Read program registers
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers
- PC
 - Update program counter



Overview

- General Principles of Pipelining
 - Goal
 - Difficulties
- Creating a Pipelined Y86-64 Processor
 - Rearranging SEQ
 - Inserting pipeline registers
 - Problems with data and control hazards

Real-World Pipelines: Car Washes

Sequential



Pipelined




Parallel



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


Computational Example




System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle of at least 320 ps

instruction par time/s
$$= 320 \times 10^{-12}$$
register $= 3.12 \times 10^{8}$ IPS $= 3.12 \times 10^{8}$ GIPS



3-Way Pipelined Version




System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage
 A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish


Pipeline Diagrams

Unpipelined




Cannot start new operation until previous one completes


3-Way Pipelined




Up to 3 operations in process simultaneously

Operating a Pipeling 300 359






Limitations: Nonuniform Delays




- Throughput limited by slowest stage
- Other stages sit idle for much of the time
- Challenging to partition system into balanced stages

Limitations: Register Overhead



- As try to deepen pipeline, overhead of loading registers becomes more significant
- Percentage of clock cycle spent loading register:
 - 1-stage pipeline: 6.25%
 - 3-stage pipeline: 16.67%
 - 6-stage pipeline: 28.57%
- High speeds of modern processor designs obtained through very deep pipelining


Data Dependencies



System

Each operation depends on result from preceding one

Data Hazards



- Result does not feed back around in time for next operation
- Pipelining has changed behavior of system


Data Dependencies in Processors

```
1    irmovq $50, %rax
2    addq %rax , %rbx
3    mrmovq 100(%rbx), %rdx
```

- Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact

SEQ Hardware

- Stages occur in sequence
- One operation in process at a time



SEQ+ Hardware


- Still sequential implementation
- Reorder PC stage to put at beginning


PC Stage

- Task is to select PC for current instruction
- Based on results computed by previous instruction


Processor State

- PC is no longer stored in register
- But, can determine PC based on other stored information






Adding Pipeline Registers



Pipeline Stages

- **Fetch**
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- **Execute**
 - **Operate ALU**
- **Memory**
 - Read or write data memory
- **Write Back**
 - Update register file



Fetch


PC

PIPE- Hardware

 Pipeline registers hold intermediate values from instruction execution

■ Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode




Signal Naming Conventions


S_Field

 Value of Field held in stage S pipeline register

s_Field

Value of Field computed in stage S





Feedback Paths

Predicted PC

Guess value of next PC

Branch information


- Jump taken/not-taken
- Fall-through or target address


Return point

Read from memory

Register updates

To register file write ports





- Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- Guess which instruction will follow
 - Recover if prediction was incorrect

Our Prediction Strategy

Instructions that Don't Transfer Control

- Predict next PC to be valP
- Always reliable

Call and Unconditional Jumps

- Predict next PC to be valC (destination)
- Always reliable


Conditional Jumps

- Predict next PC to be valC (destination)
- Only correct if branch is taken
 - Typically right 60% of time

Return Instruction

Don't try to predict

Recovering from PC Misprediction




- Mispredicted Jump
 - Will see branch condition flag once instruction reaches memory stage
 - Can get fall-through PC from valA (value M_valA)
- Return Instruction
 - Will get return PC when ret reaches write-back stage (W_valM)


Pipeline Demonstration

irmovq \$1,%rax #I1
irmovq \$2,%rcx #I2
irmovq \$3,%rdx #I3
irmovq \$4,%rbx #I4
halt #I5


File: demo-basic.ys



Data Dependencies: 3 Nop's



Data Dependencies: 2 Nop's



Data Dependencies: 1 Nop

demo-h1.ys


0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: nop

0x015: addq %rdx,%rax

0x017: halt



Data Dependencies: No Nop


demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt




Branch Misprediction Example

demo-j.ys


```
0x000:
          xorq %rax, %rax
0 \times 0.02
          jne t
                               # Not taken
          irmovq $1, %rax
0 \times 00 b:
                               # Fall through
0 \times 015:
          nop
0 \times 016:
          nop
0 \times 017:
          nop
0x018: halt
0x019: t: irmovq $3, %rdx
                               # Target (Should not execute)
0x023:
          irmovq $4, %rcx
                               # Should not execute
0x02d:
          irmovq $5, %rdx
                               # Should not execute
```

Should only execute first 8 instructions

Branch Misprediction Trace



Incorrectly execute two instructions at branch target



demo-ret.ys


Return Example irmovq Stack,%rsp # Intialize stack pointer 0x00a:# Avoid hazard on %rsp nop 0x00b:nop 0x00c:nop 0x00d: call p # Procedure call 0x016: irmovq \$5,%rsi # Return point 0x020: halt 0x020: .pos 0x200x020: p: nop # procedure 0×021 : nop FDEMW 0x022: nop FDEMW 0x023: ret # Should not be executed 0x024: irmovq \$1,%rax 0x02e: irmovq \$2,%rcx # Should not be executed 0x038: irmovq \$3,%rdx # Should not be executed 0x042:irmovq \$4,%rbx # Should not be executed 0x100: pos 0x1000x100: Stack: # Initial stack pointer

Require lots of nops to avoid data hazards

Incorrect Return Example

demo-ret

Incorrectly execute 3 instructions following ret



M

W

M

Ε

W

M

W

Pipeline Summary

Concept

- Break instruction execution into 5 stages
- Run instructions through in pipelined mode


Limitations

- Can't handle dependencies between instructions when instructions follow too closely
- Data dependencies
 - One instruction writes register, later one reads it
- Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return

Fixing the Pipeline

We'll do that next time

Processor Architecture: Pipelined Implementation: 2



Overview

Make the pipelined processor work!

Data Hazards

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline

Control Hazards

- Mispredict conditional branch
 - Our design predicts all branches as being taken
 - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions

Making Sure It Really Works


What if multiple special cases happen simultaneously?

Pipeline Stages

- **Fetch**
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- **Execute**
 - **Operate ALU**
- **Memory**
 - Read or write data memory

PC

- **Write Back**
 - Update register file




PIPE- Hardware

 Pipeline registers hold intermediate values from instruction execution

■ Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode



Data Dependencies: 2 Nop's

demo-h2.ys

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: nop

0x015: nop

0x016: addq %rdx,%rax

0x018: halt



Data Dependencies: No Nop


demo-h0.ys


0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: addq %rdx,%rax

0x016: halt





Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

Source Registers


 srcA and srcB of current instruction in decode stage

Destination Registers

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages

Special Case

- Don't stall for register ID 15 (0xF)
 - Indicates absence of register operand
 - Or failed cond. move



Detecting Stall Condition

demo-h2.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop


bubble

0x016: addq %rdx,%rax

0x018: halt



Stalling X3



What Happens When Stalling?

demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx, %rax


0x016: halt

Cycle 8

	_					
Write Back	bubble					
Memory	bubble					
Execute	0x014: addq %rdx,%rax					
Decode	0x016: halt					
Fetch						

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages

Implementing Stalling





Pipeline Control


- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

Pipeline Register Modes


Normal










Stall









Bubble







Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

Value generated in execute or memory stage

Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

Data Forwarding Example

demo-h2.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop

0x016: addq %rdx,%rax

0x018: halt

- irmovq in write-back
 stage
- Destination value in W pipeline register
- Forward as valB for decode stage



Bypass Paths

Decode Stage

- Forwarding logic selects valA and valB
- Normally from register file
- Forwarding: get valA or valB from later pipeline stage

Forwarding Sources

- Execute: valE
- Memory: valE, valM
- Write back: valE, valM

m stalling or bubbleing


Memory

Execute

Decode

Fetch

PC



Data Forwarding Example #2

demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax


0x016: halt

■ Register %rdx

- Generated by ALU during previous cycle
- Forward from memory as valA

■ Register %rax

- Value just generated by ALU
- Forward from execute as valB



Forwarding Priority

2


F


demo-priority.ys

0x000: irmovq \$1, %rax
0x00a: irmovq \$2, %rax
0x014: irmovq \$3, %rax
0x01e: rrmovq %rax, %rdx
0x020: halt

Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage






Implementing Forwarding


- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage

Implementing Forwarding




```
## What should be the A value?
int d valA = [
 # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
 # Forward valE from execute
    d srcA == e dstE : e valE;
 # Forward valM from memory
    d srcA == M dstM : m valM;
 # Forward valE from memory
    d srcA == M dstE : M valE;
 # Forward valM from write back
    d srcA == W dstM : W valM;
 # Forward valE from write back
    d srcA == W dstE : W valE;
 # Use value read from register file
    1 : d rvalA;
```

Limitation of Forwarding




Load-use dependency

- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8




55


Avoiding Load/Use Hazard



- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage



Detecting Load/Use Hazard



Condition	Trigger
Load/Use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>

Control for Load/Use Hazard

```
# demo-luh.ys
                                                                      12
                                           W
                                   Ε
                                       M
0x000: irmovg $128,%rdx
                                F
                                       Ε
                                   D
                                           M
                                               W
0x00a: irmovg $3,%rcx
                                   F
                                           Е
                                       D
                                                   W
                                               M
0x014: rmmovq %rcx, 0(%rdx)
                                       F
                                                       W
0x01e: irmovg $10,%ebx
                                           D
                                                   M
                                            F
                                                    Ε
                                                           W
0x028: mrmovq 0(%rdx), %rax # Load %rax
       bubble
                                                       Ε
                                                           M
                                                               W
                                                           Ε
                                                    D
                                                               M
                                                                   W
0x032: addg %ebx, %rax # Use %rax
                                                    F
                                                                E
                                                           D
                                                                   M
                                                                       W
0 \times 034: halt.
```

- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal


Branch Misprediction Example

demo-j.ys

```
0x000:
          xorq %rax,%rax
0 \times 002:
          jne t
                               # Not taken
                               # Fall through
0x00b:
          irmovq $1, %rax
0 \times 015:
          nop
0 \times 016:
          nop
0 \times 017:
          nop
0x018: halt
0x019: t: irmovq $3, %rdx
                               # Target
          irmovq $4, %rcx
0x023:
                               # Should not execute
0x02d:
          irmovq $5, %rdx
                               # Should not execute
```

Should only execute first 8 instructions

Handling Misprediction




Predict branch as taken

Fetch 2 instructions at target

Cancel when mispredicted

- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet



sanki condition dogruymus gibi douranip bir sanraki instructionu torgetten tilloaren devam ediyoruz. I current cycle da misprediction bulunupar ama rising edge amadan


Figure Burke

ret -> bir son raki instruction'in ne alduğu Memary stage de belli olacak (:/rsp deki return address almak loftim)

Sinsect 3 naps after
return


IRET in & D_icode, E_icode, M_icode} > this way it will be triggered 3 times

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Control for Misprediction



Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

demo-retb.ys

Return Example

```
0 \times 0000:
         irmovq Stack,%rsp # Intialize stack pointer
                          # Procedure call
0x00a:
         call p
0x013:
         irmovq $5,%rsi  # Return point
0x01d:
         halt
0x020: .pos 0x20
0x020: p: irmovq $-1,%rdi
                           # procedure
0x02a: ret
0x02b: irmovq $1,%rax
                           # Should not be executed
0x035: irmovq $2,%rcx
                           # Should not be executed
0x03f: irmovq $3,%rdx
                           # Should not be executed
0x049:
         irmovq $4,%rbx
                           # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                           # Stack: Stack pointer
```

Previously executed three additional instructions

Correct Return Example

F

D

F

demo-retb

0x026: ret


bubble

bubble

bubble


0x013: irmovq \$5,%rsi # Return

- As ret passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



F valC ←5 rB ← %rsi

Detecting Return



Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>

Control for Return

demo-retb

0x026: ret

bubble

bubble

bubble

0x014: irmovq \$5,%rsi # Return

F	D	Е	М	W				
	F	D	E	М	W			
		F	D	Е	М	W		
			F	D	Е	М	W	
Retui	cn			F	D	Е	М	W

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal


Special Control Cases Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Implementing Pipeline Control




- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial Version of Pipeline Control

```
bool F stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB } ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
bool D bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Stalling at fetch while ret passes through pipeline
      IRET in { D icode, E icode, M icode };
bool E bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
```

Control Combinations



Special cases that can arise on same clock cycle


Combination A

- Not-taken branch
- ret instruction at branch target

Combination B

- Instruction that reads from memory to %rsp
- Followed by ret instruction


Control Combination A



Condition	F	D	IП	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

- NOTO L
- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow

Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

Condition	F	D	Ш	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Pipeline Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted

Control Combinations


- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination

SEQ - PIPE -L Hazards L) Data mazards Is Reading wrong register value irmove \$4, 1/10x adda 1.rax, 1.110x due to late update L'ecompile, insert nops (compiler does this) Ly Performance penalty L) Control Hazords PIPE 4 stall 1) bubble mode: Normal - rising edge dynamically Mjected nep made: Stall -> Fetch the same most, are more Lat a forwarding 201 Bubble -> after the rising edge, it becomes V It gives the current stoops value to the next but it changes the current one to not irmova \$5, 1.rax Pipeline register adda 1.rax, 1.110x icmord adda Promosa

== (E_d st E)

they are enedled


$\sum D_{sc} A == E_{obs}M$) in pipelined register together the direction of the properties of the prop



If I'm reading from the memory data forwarding wan't work to load luse hazard - insert one buddle

mrmovq Q(%rbx), %rax

oddq %rax, %rsi



Processor Architecture: Wrap-up

Overview

- Wrap-Up of PIPE Design
 - Exceptional conditions
 - Performance analysis
 - Fetch stage design
- Modern High-Performance Processors
 - Out-of-order execution

Exceptions

Conditions under which processor cannot continue normal operation

Causes

Halt instruction (Current)

Bad address for instruction or data (Previous)

Invalid instruction (Previous)

Typical Desired Action

- Complete some instructions
 - Either current or previous (depends on exception type)
- Discard others
- Call exception handler
 - Like an unexpected procedure call

Our Implementation

Halt when instruction causes exception

Exception Examples

Detect in Fetch Stage


```
jmp $-1  # Invalid jump target
.byte 0xFF  # Invalid instruction code
halt  # Halt instruction
```

Detect in Memory Stage

```
irmovq $100,%rax
rmmovq %rax,0x10000(%rax) # invalid address
```

Exceptions in Pipeline Processor #1

```
# demo-exc1.ys
irmovq $100,%rax
rmmovq %rax,0x10000(%rax) # Invalid address
nop
.byte 0xFF # Invalid instruction code
```



Desired Behavior

- rmmovq should cause exception
- Following instructions should have no effect on processor state

Exceptions in Pipeline Processor #2


```
# demo-exc2.ys
             xorq %rax, %rax # Set condition codes
 0x000:
 0 \times 002:
             ine t
                              # Not taken
 0 \times 00 b:
             irmovq $1,%rax
             irmovq $2,%rdx
 0x015:
 0x01f: halt
 0x020: t: .byte 0xFF
                                # Target
                                             5 6 7
0x000:
         xorq %rax,%rax
                             F
                                     F
                                         M
                                            W
                                 D
0 \times 002:
                                 F
          ine t
                                     D
                                         F
                                            M
                                                M
                                                    W
0x020: t: .byte 0xFF
                                         D
                                                        W
0x???: (I'm lost!)
                                                    M
0x00b:
          irmovq $1,%rax
                                                    F
                                                        M
                                                           W
```

Exception detected

Desired Behavior

No exception should occur

Maintaining Exception Ordering



- Add status field to pipeline registers
- Fetch stage sets to either "AOK," "ADR" (when bad fetch address), "HLT" (halt instruction) or "INS" (illegal instruction)
- Decode & execute pass values through
- Memory either passes through or sets to "ADR"
- Exception triggered only when instruction hits write back

Exception Handling Logic


Fetch Stage

Memory Stage

```
# Update the status
int m_stat = [
          dmem_error : SADR;
          1 : M_stat;
```


■ Writeback Stage

```
int Stat = [
    # SBUB in earlier stages indicates bubble
    W_stat == SBUB : SAOK;
    1 : W_stat;
];
```



Side Effects in Pipeline Processor

```
# demo-exc3.ys
irmovq $100,%rax
rmmovq %rax,0x10000(%rax) # invalid address
addq %rax,%rax # Sets condition codes
```



Desired Behavior

- rmmovq should cause exception
- No following instruction should have any effect

Avoiding Side Effects

Presence of Exception Should Disable State Update

- Invalid instructions are converted to pipeline bubbles
 - Except have stat indicating exception status
- Data memory will not write to invalid address
- Prevent invalid update of condition codes
 - Detect exception in memory stage
 - Disable condition code setting in execute
 - Must happen in same clock cycle
- Handling exception in final stages
 - When detect exception in memory stage
 - Start injecting bubbles into memory stage on next cycle
 - When detect exception in write-back stage
 - Stall excepting instruction
- Included in HCL code


Control Logic for State Changes

Setting Condition Codes

```
# Should the condition codes be updated?
bool set_cc = E_icode == IOPQ &&
    # State changes only during normal operation
    !m_stat in { SADR, SINS, SHLT }
    && !W stat in { SADR, SINS, SHLT };
```

Stage Control

Also controls updating of memory



Rest of Real-Life Exception Handling

Call Exception Handler

- Push PC onto stack
 - Either PC of faulting instruction or of next instruction
 - Usually pass through pipeline along with exception status
- Jump to handler address
 - Usually fixed address
 - Defined as part of ISA

Implementation

Haven't tried it yet!


Performance Metrics

Clock rate

- Measured in Gigahertz
- Function of stage partitioning and circuit design
 - Keep amount of work per stage small

Rate at which instructions executed

- CPI: cycles per instruction
- On average, how many clock cycles does each instruction require?
- Function of pipeline design and benchmark programs
 - E.g., how frequently are branches mispredicted?



SEQ -> CPI -> cback per instruction

about rate - instruction

per --

CPI for PIPE

- CPI ≈ 1.0
 - Fetch instruction each clock cycle
 - Effectively process new instruction almost every cycle
 - Although each individual instruction has latency of 5 cycles
- CPI > 1.0
 - Sometimes must stall or cancel branches
- Computing CPI
 - C clock cycles
 - linstructions executed to completion
 - B bubbles injected (C)= I + B) CPI = C/I = (I+B)(I) = 1.0 + B/I
 - Factor B/I represents average penalty due to bubbles

CPI for PIPE (Cont.)

$$B/I = LP + MP + RP$$

Typical Values

- LP: Penalty due to load/use hazard stalling
 - Fraction of instructions that are loads

0.25

Fraction of load instructions requiring stall

0.20

Number of bubbles injected each time

1

$$\Rightarrow$$
 LP = 0.25 * 0.20 * 1 = 0.05

- MP: Penalty due to mispredicted branches
 - Fraction of instructions that are cond. jumps ○. 2
- 0.20

- Fraction of cond. jumps mispredicted
- **9** 0.40
- Number of bubbles injected each time

2

$$\Rightarrow$$
 MP = 0.20 * 0.40 * 2 = 0.16

- RP: Penalty due to ret instructions
 - Fraction of instructions that are returns

0.02

Number of bubbles injected each time

3

- \Rightarrow RP = 0.02 * 3 = 0.06
- Net effect of penalties 0.05 + 0.16 + 0.06 = 0.27


Fetch Logic Revisited

During Fetch Cycle


- 1. Select PC
- Read bytes from instruction memory
- 3. Examine icode to determine instruction length
- 4. Increment PC

Timing

 Steps 2 & 4 require significant amount of time




Standard Fetch Timing




- Must Perform Everything in Sequence
- Can't compute incremented PC until know how much to increment it by

A Fast PC Increment Circuit



Modified Fetch Timing






60-Bit Incrementer

- Acts as soon as PC selected.
- Output not needed until final MUX
- Works in parallel with memory read


More Realistic Fetch Logic




Fetch Box

- Integrated into instruction cache
- Fetches entire cache block (16 or 32 bytes)
- Selects current instruction from current block
- Works ahead to fetch next block
 - As reaches end of current block
 - At branch target

Modern CPU Design



Instruction Control



Grabs Instruction Bytes From Memory

- Based on Current PC + Predicted Targets for Predicted Branches
- Hardware dynamically guesses whether branches taken/not taken and (possibly) branch target


Translates Instructions Into Operations

- Primitive steps required to perform instruction
- Typical instruction requires 1–3 operations

Converts Register References Into Tags

Abstract identifier linking destination of one operation with sources of later operations

Execution Unit



- Multiple functional units
 - Each can operate in independently
- Operations performed as soon as operands available
 - Not necessarily in program order
 - Within limits of functional units
- Control logic
 - Ensures behavior equivalent to sequential program execution


CPU Capabilities of Intel Haswell

- **Multiple Instructions Can Execute in Parallel**
 - 2 load
 - 1 store
 - 4 integer
 - 2 FP multiply
 - 1 FP add / divide

Some Instructions Take > 1 Cycle, but Can be Pipelined

Instruction	Latency	Cycles/Issue

- Load / Store
- **Integer Multiply**
- Integer Divide 3 - 303 - 30
- Double/Single FP Multiply 5 1
- Double/Single FP Add
- Double/Single FP Divide 10 - 156 - 11



Haswell Operation

- micro micro
- Translates instructions dynamically into "Uops"
 - ~118 bits wide
 - Holds operation, two sources, and destination
- Executes Uops with "Out of Order" engine
 - Uop executed when
 - Operands available
 - Functional unit available
 - Execution controlled by "Reservation Stations"
 - Keeps track of data dependencies between uops
 - Allocates resources

High-Performance Branch Prediction

Critical to Performance

Typically 11–15 cycle penalty for misprediction

Branch Target Buffer

- 512 entries
- 4 bits of history
- Adaptive algorithm
 - Can recognize repeated patterns, e.g., alternating taken—not taken


Handling BTB misses

- Detect in ~cycle 6
- Predict taken for negative offset, not taken for positive
 - Loops vs. conditionals

Example Branch Prediction

Branch History

- Encode information about prior history of branch instructions
- Predict whether or not branch will be taken



- Each time branch taken, transition to right
- When not taken, transition to left
- Predict branch taken when in state Yes! or Yes?

Processor Summary

Design Technique

- Create uniform framework for all instructions
 - Want to share hardware among instructions
- Connect standard logic blocks with bits of control logic

Operation

- State held in memories and clocked registers
- Computation done by combinational logic
- Clocking of registers/memories sufficient to control overall behavior

Enhancing Performance

- Pipelining increases throughput and improves resource utilization
- Must make sure to maintain ISA behavior