

Measure circuit delays in units of picoseconds  $(ps) \rightarrow 10^{-12}$  seconds limited by the slowest stage.

Throughput: maximum rate at which we could operate the system

 $Throughput = \frac{1 \text{ instruction}}{(20 + 300) \text{ picoseconds}} \cdot \frac{1,000 \text{ picoseconds}}{1 \text{ nanosecond}} \approx 3.12 \frac{\text{GIPS}}{\text{Gioga-instructions}}$ 


Latercy: The total time required to perform a single instruction from beginning to end.

processing a single instruction requires 3 clock-cycle.

Latency = 
$$3 \times 120 = 360 \, ps$$

Throughput =  $\frac{3 \text{ instructions}}{360 \, ps} \times \frac{1.000 \, ps}{4 \, ns} \approx 8.33 \, GIPS$ 

## Non-uniform partitioning



Sum of the debys through all of the stages remains 300 ps. BUT, the rate at which we can aperate the clock is limited by the delay of the slawest stage.

clock cyle: 
$$150+20=170$$
 ps  
 $\frac{1}{170} \times \frac{1000 \text{ PS}}{1 \text{ NS}} = 5.88 \text{ G/PS}$