1 MATLAB 1

代码示例

插入代码的操作主要是由'lstlisting'宏包实现的。在这段时间内,我尝试输入了不同样式的代码文件,包括了 python(计算机视觉,机器学习等课程),verilog(计算机组成原理),cpp(OS),matlab(数模)等,不同代码语言内容有相似之处,但是使用方法还是略有不同,下面进行逐一介绍。

首先鉴于代码中的注释文件可能含有中文,此时需要全局设置字符编码为'utf-8'。在文档的开头进行全局样式设置。这些样式设置是全局的,也就是说,无论你后续使用的是何种设置,这一全局的结构都会进行覆盖。

首先展示一部分在论文中插入代码的方法:

1 Matlab

行内代码插入:

```
function GAdsa
2 %% 这个部分放点代码
```

以文件形式插入:

```
function [r2,rmse] = rsquare(y,f,varargin)
2
  % Compute coefficient of determination of data fit
     model and RMSE
  %
3
4
 % [r2 rmse] = rsquare(y,f)
 |% [r2 rmse] = rsquare(y,f,c)
6
  % RSQUARE computes the coefficient of determination (R
     -square) value from
  % actual data Y and model data F. The code uses a
     general version of
  % R-square, based on comparing the variability of the
     estimation errors
 % with the variability of the original values. RSQUARE
      also outputs the
```

1 MATLAB 2

```
11 % root mean squared error (RMSE) for the user's
      convenience.
12 | %
13 | % Note: RSQUARE ignores comparisons involving NaN
      values.
14 %
15 % INPUTS
     Y
16 | %
               : Actual data
               : Model fit
17 | %
18 %
19 % OPTION
     C
20 %
              : Constant term in model
21 %
                 R-square may be a questionable measure
      of fit when no
22 %
                 constant term is included in the model.
23 % [DEFAULT] TRUE : Use traditional R-square
      computation
24 %
                FALSE: Uses alternate R-square
      computation for model
25 %
                        without constant term [R2 = 1 -
      NORM(Y-F)/NORM(Y)]
26 %
27 % OUTPUT
28 %
               : Coefficient of determination
29 %
       RMSE
               : Root mean squared error
30 | %
31 % EXAMPLE
32 %
     x = 0:0.1:10;
     y = 2.*x + 1 + randn(size(x));
34 \mid \% \quad p = polyfit(x,y,1);
35 \mid \%  f = polyval(p,x);
36 \ \%  [r2 rmse] = rsquare(y,f);
     figure; plot(x,y,'b-');
37 %
```

1 MATLAB 3

```
38
     hold on; plot(x,f,'r-');
     title(strcat(['R2 = ' num2str(r2) '; RMSE = '
39
      num2str(rmse)]))
  1%
40
41 % Jered R Wells
42 % 11/17/11
43 % jered [dot] wells [at] duke [dot] edu
44 %
45 | % v1.2 (02/14/2012)
46
47 % Thanks to John D'Errico for useful comments and
      insight which has helped
  % to improve this code. His code POLYFITN was
48
      consulted in the inclusion of
  % the C-option (REF. File ID: #34765).
50
51 | if isempty(varargin); c = true;
52 elseif length(varargin)>1; error 'Too many input
      arguments';
53
  elseif ~islogical(varargin{1}); error 'C must be
      logical (TRUE||FALSE)'
54
  else c = varargin{1};
  end
56
57
  % Compare inputs
58
  if ~all(size(y)==size(f)); error 'Y and F must be the
      same size'; end
59
60 % Check for NaN
  tmp = ~or(isnan(y),isnan(f));
61
62 \mid y = y(tmp);
  f = f(tmp);
63
64
```

2 PYTHON 4

```
if c; r2 = max(0,1 - sum((y(:)-f(:)).^2)/sum((y(:)-f(:))).^2)
       mean(y(:))).^2));
   else r2 = 1 - sum((y(:)-f(:)).^2)/sum((y(:)).^2);
66
67
68
       % http://web.maths.unsw.edu.au/~adelle/Garvan/
           Assays/GoodnessOfFit.html
69
            warning('Consider adding a constant term to
               your model') %#ok<WNTAG>
70
            r2 = 0;
71
        end
72
   end
73
74
   rmse = sqrt(mean((y(:) - f(:)).^2));
```

2 Python

行内代码插入:

```
from PIL import Image from numpy import asarray
```

以文件形式插入:

```
# This is a sample Python script.
1
2
   # Press Shift+F10 to execute it or replace it with your
3
      code.
   # Press Double Shift to search everywhere for classes,
       files, tool windows, actions, and settings.
5
6
   def print_hi(name):
7
       # Use a breakpoint in the code line below to debug
8
           your script.
       print(f'Hi, {name}') # Press Ctrl+F8 to toggle the
9
           breakpoint.
10
11
   # Press the green button in the gutter to run the script.
   if __name__ == '__<u>main___</u>
13
       print_hi('PyCharm')
14
15
```

3 VERILOG 5

16 $|\# See PyCharm \ help \ at \ https://www.jetbrains.com/help/pycharm/$

3 Verilog

行内代码插入:

```
module trafic_light(
    input switch0,switch1,
    output R,G,Y

);
sassign Y = switch1;
assign R = switch0 & ~ switch1;
assign G = ~switch0 & ~ switch1;
endmodule
```

文件插入:

```
module INST_ROM(
1
2
3
        input [31:0] address,
4
        output [31:0] inst
5
        ):
6
        //只读的指令存储器,输入为地址,输出为指令,在computer中使用
          wire [31:0] ram [0:31];
       assign ram[5'h00]=32'h00002820; //Add $a1, $0, $0 ;
9
       assign ram[5'h01]=32'h8CB10000; //Lw $s1, 0($a1); ram0 = 30
       assign ram[5'h02]=32'h8CB20004; //Lw $s2, 4($a1); ram1 = 20
10
       assign ram[5'h03]=32'h3e330001; //Lui $s3, $s1, 16' h0001 高位置数;
11
       assign ram[5'h04]=32'h02519824; //And $s3, $s1, $s2 与, 结果为20;
12
       assign ram[5'h05]=32'h02519825; //Or $s3, $s1, $s2 或, 结果为30;
13
       assign ram[5'h06]=32'h02519826; //Xor $s3, $s1, $s2 异或, 结果为10;
15
16
       assign ram[5'h07]=32'h02328820; //Add $s1, $s1, $s2;
       assign ram[5'h08]=32'h8CB20008; //Lw $s2, 8($a1) ; ram2 = -10
17
       assign ram[5'h09]=32'h12320001; //Beq $s1, $s2, 1 ; 不会跳转
18
19
       assign ram[5'h0A]=32'hACA0000C; //Sw $0, 12($a1) ; ram[3] = 40 如果跳转,则后续读
            取是原本的数值40,没有跳转数据应该是0
20
       assign ram[5'h0B]=32'h8CB1000C; //lw $s1, 12($a1);
21
       //此时ram3为0
       //再次加载
22
       assign ram[5'h0C]=32'h8CB10000; //Lw $s1, 0($a1); ram0 = 30
23
       assign ram[5'h0D]=32'h8CB20004; //Lw $s2, 4($a1); ram1 = 20
24
25
       assign ram[5'h0E]=32'h02328822; //Sub $s1, $s1, $s2; 相减
       assign ram[5'h0F]=32'hAE40000C; //Sw $2, 12($a1); ram[3] = 20
27
       assign ram[5'h10]=32'h8CB20008; //Lw $s2, 8($a1); ram2 = -10
       assign ram[5'h11]=32'h12320001; //Beq $s1, $s2, 1 ; 跳转
28
       assign ram[5'h12]=32'hACA0000C; //Sw $0, 12($a1) ; 如果跳转,则后续读取是原本的
29
            数值20,没有跳转数据应该是0
30
       assign ram[5'h13]=32'h8CB1000C; //lw $s1, 12($a1);
       assign ram[5'h14]=32'h8CB1000C; //lw $s1, 12($a1);
```

3 VERILOG 6

```
32
       assign inst=ram[address[6:2]];
33
    endmodule
34
   \end{lstlisting}
35
   \subsection{Data MEM模块设计与实现}
36
   为测试lw和sw指令,数据存储器件也存有一些数据,其编码如下:
37
   \begin{lstlisting}[style={prettyverilog}]
38
39
     module DATA_RAM(
40
           input
                      Clock,
41
           output[31:0] dataout,
42
           input [31:0] datain,
           input [31:0] addr,
43
                     write , read
44
           input
45
       );
    //RAM 用于存储数据,相当于内存
46
47
      reg [31:0] ram [0:31];
48
       assign dataout = read ? ram[addr[6:2]] : 32'hxxxxxxxx;
49
   // 时钟下降沿的时候写内存
50
       always @ (posedge Clock) begin
51
              if (write) ram[addr[6:2]] = datain;
53
54
       integer i;
55
56
57
       initial begin
        //set data_ram number
59
               ram[0] = 30;
60
               ram[1] = 20;
              ram[2] = 10;
61
               ram[3] = 40;
62
63
        end
64
    endmodule
```