-
Notifications
You must be signed in to change notification settings - Fork 1
carlobar/fpga_monitor
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
FPGA monitor is a signal viewer implemented in Verilog. Directory structure: /rtl Main entity and ucf file. /cores Verilog sources used by main entity /test Test files of entity.
About
FPGA signal viewer
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published