






Speedup Over Default














floyd-warshall

Speedup Over Default

100

10

1

N_N_VL8

N_N_VL4

N_N_VL2

N_VL2_N

N_VA_N

N_N_VA

N_VL4_N

N_VL8_N

VL8_N_N

VL4_N_N

N_IV_N

VL2_N_N


N_N_IV

IV_N_N

VA_N_N


N_N_N

Benchmarks



gemm

Speedup Over Default



Speedup Over Default

10

1

0.1

N_VL8

N_VL2

N_VL4

VL4_N

IV_N

VL8_N

VL2_N


N_N


N_IV

N_VA


VA_N

Benchmarks







N_VL8_N
N_VL8_IV
N_VL8_N
VL2_N_N
VL2_N_VA
VA_N_VL2
VL2_N_VL4
N_VL8_VL2
N_IV_VL8
IV_N_VL4
N_N_VL8
N_VA_VL8
N_N_VL4
VL4_N_VL4
IV_N_IV
VL2_N_VL8
N_IV_VA
VL4_N_N
VL4_N_VL2
IV_N_N
VL8_N_VL8
VL4_N_IV
VL2_N_IV
N_VA_VL4
N_IV_VL2
N_VL8_VA
VL8_N_IV
N_VL4_VL2
IV_N_VA
N_VL8_VL8
VA_N_N
N_IV_N
N_VL4_VL4
IV_N_VL2
VA_N_VL4
VL8_N_VL2
N_N_IV
VL4_N_VL8
VA_N_IV
N_VA_IV
N_N_VL2
N_VL4_N
VL8_N_VA
VL2_N_VL2
N_IV_V
VA_N_VL8
N_N_IV
N_VA_VA
N_VA_VA
N_VL8_VL4
N_N_N
VL4_N_VA
N_VL4_VL8
IV_N_VL8
N_IV_VL4
N_N_VA
N_VL2_IV
N_VA_N
N_VL4_VA
N_VL2_VL8
N_VL2_VL4
N_VL4_IV
N_VL2_VA
N_VL2_VL2




Benchmark





Speedup Over Default



symm

Speedup Over Default


10


1


0.1


VL8_N_N
N_VL8_N
VL4_N_N
N_VL4_N
VL2_N_N
N_VL2_N
N_N_N
N_N_VL4
IV_N_N
VA_N_N
N_VA_N
N_N_VL2
N_N_VA
N_IV_N
N_N_VL8
N_N_IV

Benchmarks









trmm

Speedup Over Default

10

1

0.1

N_N_VL8
N_N_IV
N_VL8_N
N_VL4_N
N_IV_N
N_VL2_N
N_N_VL2
N_N_VL4
N_N_VA
VA_N_N
N_N_N
IV_N_N
N_VA_N
VL8_N_N
VL4_N_N
VL2_N_N

Benchmarks

