Skip to content
Pro
Block or report user

Report or block chick

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse
Block or report user

Report or block chick

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Popular repositories

  1. Provides dot visualizations of chisel/firrtl circuites

    Scala 10 4

  2. Forked from titusjan/astviewer

    Python Abstract Syntax Tree viewer in Qt

    Python 4 2

  3. Playground for ChiselDSP port to chisel3

    Scala 4 1

  4. A framework for efficiently composing hand-written OpenCL from Python

    C++ 2 1

  5. Forked from shoaibkamil/asp

    ASP: A SEJITS Implementation for Python

    Python 1 1

531 contributions in the last year

Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Mon Wed Fri

Contribution activity

November 2019

Created a pull request in freechipsproject/chisel3 that received 5 comments

Adds a link to the Chris Celio style guide

Type of change: documentation Impact: no functional change Release Notes

+1 −0 5 comments

Created an issue in freechipsproject/treadle that received 2 comments

Build Scala black boxes to match rocket-chip verilog black boxes

Rocket supplies the following verilog black boxes. The goal is to implement these in scala so treadle can run more rocket instances AsyncResetReg.v …

2 comments

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.