Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Microarchitectural test for DEC TL #125

Merged
merged 2 commits into from
Oct 4, 2023

Conversation

kiryk
Copy link
Collaborator

@kiryk kiryk commented Oct 3, 2023

This PR adds tests for DEC Trigger Logic. The test is written using pyuvm framework.

@github-actions
Copy link

github-actions bot commented Oct 3, 2023

Links to coverage and verification reports for this PR (#125) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@github-actions
Copy link

github-actions bot commented Oct 4, 2023

Links to coverage and verification reports for this PR (#125) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@tmichalak
Copy link
Collaborator

LGTM

@tmichalak tmichalak merged commit 446faa8 into chipsalliance:main Oct 4, 2023
41 checks passed
@mczyz-antmicro mczyz-antmicro deleted the akiryk/dec-tl-tests branch October 9, 2023 15:03
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants