

```
verify(new Design(), Seq(BoundedCheck(5))
```

firrtl compiler

Undefined Memory  
Behavior

Invalid to Random

Safe Past

Add Reset Assumption

Flatten

Transition System

STMLib

btor2

VCD

Error Message

Treadle Simulator

Random to Register



Counter Example

formal engines

btormc

Z3

CVC4

Part of the FIRRTL compiler

Part of the chiseltest library