### INTEGRATED CIRCUITS

# DATA SHEET

74F1988-bit bidirectional universal shift register

Product specification

1987 Oct 02

IC15 Data Handbook





### 8-bit bidirectional universal shift register

74F198

#### **FEATURES**

- Buffered clock and control inputs
- Shift right, shift left, and parallel load capability
- Asynchronous Master Reset

#### **DESCRIPTION**

The 74F198 Bidirectional Universal Shift Register is designed to incorporate virtually all of the features a system designer may want in a shift register. This circuit features parallel inputs and outputs, shift right and shift left serial inputs, operating mode select inputs, and direct overriding master reset input. The register has four distinct modes of operation:


- Parallel (broadside) load
- Shift right (in the direction Q0 toward Q7)
- Shift left (in the direction Q7 toward Q0)
- Inhibit clock (do nothing).

Synchronous parallel loading is accomplished by applying the 8 bits of data and taking both mode control inputs, S0 and S1, High. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock inputs. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously, with the rising edge of the clock pulse when S0 is High and S1 is Low. Serial data for this mode is entered at the right data input ( $D_{SR}$ ). When S0 is Low and S1 is High, data shifts left synchronously and new data is entered at the shift-left serial input ( $D_{SL}$ ).

Clocking of the flip-flops is inhibited when both mode control inputs are Low.

#### **PIN CONFIGURATION**



TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F198	95MHz	73mA

#### ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5V $\pm 10\%$ , $T_{amb}$ = 0°C to +70°C	PKG DWG #
24-pin Plastic Slim DIP (300mil)	N74F198N	SOT222-1
24-pin Plastic SOL	N74F198D	SOT137-1

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW		
D0-D7	Parallel data inputs	1.0/1.0	20μA/0.6mA		
D <sub>SR</sub>	Serial data input (Shift Right)	1.0/1.0	20μA/0.6mA		
D <sub>SL</sub>	Serial data input (Shift Left)	1.0/1.0	20μA/0.6mA		
S0-S1	Mode Select inputs	1.0/1.0	20μA/0.6mA		
СР	Clock Pulse input (Active rising edge)	1.0/1.0	20μA/0.6mA		
MR	Master Reset input (Active Low)	1.0/1.0	20μA/0.6mA		
Q0-Q7	Data outputs	50/33	1.0mA/20mA		

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.


### 8-bit bidirectional universal shift register

74F198

#### **LOGIC SYMBOL**



#### **IEC/IEEE SYMBOL**



#### **FUNCTION TABLE**

						OUTPUTS					
MR	MODE		СР	SERIAL		PARALLEL	Q0	01		06	07
IVIR	S0	S1	CP	LEFT	RIGHT	07	] (0	Q1	•••	Q6	Q7
L	Х	Х	Х	Х	Х	X	L	L		L	L
Н	Х	Х	L	Х	Х	X	Q00	Q10		Q60	Q70
Н	н	н	1	Х	Х	07	0	1		6	7
Н	Н	L	1	Х	н	X	Н	Q0n		Q5n	Q6n
Н	Н	L	1	Х	L	X	L	Q0n		Q5n	Q6n
Н	L	Н	1	Н	Х	X	Q1n	Q2n		Q7n	Н
н	L	н	<b>↑</b>	L	Х	X	Q1n	Q2n		Q7n	L
Н	L	L	Х	Х	Х	X	Q00	Q10		Q60	Q70

High voltage level Low voltage level

Don't care

Low-to-High transition of designated input


The level of steady input at inputs 0 through 7, respectively.

Q00, Q10, Q60, Q70 = The level of Q0, Q1, Q6, Q7, respectively, before the indicated steady state input conditions were established. Q0n, Q1n, Q6n, Q7n = The level of Q0, Q1, Q6, Q7, respectively, before the most recent Low-to-High clock transition.

### 8-bit bidirectional universal shift register

74F198


#### **LOGIC DIAGRAM**



### 8-bit bidirectional universal shift register

74F198

#### **TYPCIAL TIMING DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	−30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	−0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

#### RECOMMENDED OPERATING CONDITIONS

CVMDOL	DADAMETED		LIMITS		LIAUT
SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free-air temperature range	0		+70	°C

5

### 8-bit bidirectional universal shift register

74F198

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITION	NIC1		LIMITS		UNIT	
STWIBUL	PARAMETER		TEST CONDITIO	JNS.	MIN	TYP <sup>2</sup>	MAX	UNIT
V	Lligh level output voltage		$V_{CC} = MIN, V_{IL} = MAX$	±10%V <sub>CC</sub>	2.5	2.5		
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = MIN, I <sub>OH</sub> = MAX	±5%V <sub>CC</sub>	2.7	3.4		V	
V	Low lovel output voltage	$V_{CC} = MIN, V_{IL} = MAX$	±10%V <sub>CC</sub>		0.35	0.50	V	
VOL	V <sub>OL</sub> Low-level output voltage		V <sub>IH</sub> = MIN, I <sub>OL</sub> = MAX	±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V		
II	Input current at maximum input v	oltage	$V_{CC} = MAX, V_I = 7.0V$			100	μΑ	
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-60		-150	mA	
	Іссн		V MAY			70	100	mA
Icc	Supply current (total)	I <sub>CCL</sub>	V <sub>CC</sub> = MAX			75	110	mA

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ . Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

## 8-bit bidirectional universal shift register

74F198

### **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITION	Tai	<sub>CC</sub> = +5.0 <sub>mb</sub> = +25 0pF, R <sub>L</sub> =	°C	V <sub>CC</sub> = +5. T <sub>amb</sub> = 0°C C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80	95		70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	Waveform 1	5.0 6.0	7.5 8.5	10.0 11.0	4.5 5.5	11.0 12.0	ns
t <sub>PHL</sub>	Propagation delay	Waveform 3	5.0	7.5	10.0	4.5	11.0	ns

### **AC SETUP REQUIREMENTS**

					LIM	ITS		
SYMBOL	PARAMETER	TEST CONDITION	V <sub>c</sub> T <sub>a</sub> C <sub>L</sub> = 5	<sub>CC</sub> = +5.0 <sub>mb</sub> = +25 0pF, R <sub>L</sub> =	V °C = <b>500</b> Ω	$T_{amb} = 0^{\circ}C$	.0V ± 10% C to +70°C R <sub>L</sub> = 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_S(H)$ $t_S((L)$	Setup time, High or Low Dn to CP	Waveform 2	0.0 3.0			0.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to CP	Waveform 2	0.0 3.5			1.0 4.0		ns
$t_S(H)$ $t_S(L)$	Setup time, High or Low D <sub>SR</sub> , D <sub>SL</sub> to CP	Waveform 2	0.0 3.0			0.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low D <sub>SR</sub> , D <sub>SL</sub> to CP	Waveform 2	0.0 2.5			0.0 3.0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low Sn to CP	Waveform 2	9.0 6.0			10.0 7.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Sn to CP	Waveform 2	0.0 0.0			0.0 0.0		ns
$t_W(H)$ $t_W(L)$	CP Pulse width, High or Low	Waveform 1	5.0 5.0			6.0 6.0		ns
t <sub>w</sub> (L)	MR Pulse width, Low	Waveform 3	5.0			5.0		ns
t <sub>REC</sub>	Recovery time MR to CP	Waveform 3	5.0			6.0		ns


### 8-bit bidirectional universal shift register

74F198


#### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation 'Delay, Clock Input to Output, **Clock Widths, and Maximum Clock Frequency** 




Waveform 2. Setup Time and Hold Time



Waveform 3. Master Reset Pulse Width, Master Reset to **Output Delay and Master Reset to Clock Recovery Time** 

#### **TEST CIRCUIT AND WAVEFORMS**



R<sub>L</sub> = Load resistor;

see AC ELECTRICAL CHARACTERISTICS for value. Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

#### **Input Pulse Definition**

family	INP	INPUT PULSE REQUIREMENTS										
family	amplitude	$V_{\text{M}}$	rep. rate	t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>						
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns						


SF00006


### 8-bit bidirectional universal shift register

74F198

#### DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





#### DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	٦	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

#### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT222-1		MS-001AF				95-03-11	


1987 Oct 02

### 8-bit bidirectional universal shift register

74F198

### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013AD			<del>-95-01-24</del> 97-05-22

1987 Oct 02

## 8-bit bidirectional universal shift register

74F198

**NOTES** 

1987 Oct 02

### 8-bit bidirectional universal shift register

74F198

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05097

Let's make things better.

Philips Semiconductors





This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.