



# Computer Organization and Architecture (COA)



- facilitates working of other functional unit
- generate control signals

## \* Integer representation in a computer



Unsigned integers contain only magnitude information (scalar value)

$$5_{10} = (101)_2$$

↓  
radix format

The decimal no. range is 0 to  $2^n - 1$ .

Signed integers : It contains both the magnitude as well as the sign of the integer.

MSB (Most significant bit)

$$\begin{array}{rcl} +5 & - & \\ \hline 0 & = & +ve \\ 1 & = & -ve \end{array}$$

Example : +5      0101  
          -5      1101

3 bits      (0 to 7)

positive number ←	0	0	0	= +0
	0	0	1	= +1
	0	1	0	= +2
	0	1	1	= +3
	1	0	0	= -0
negative number ←	1	0	1	= -1
	1	1	0	= -2
	1	1	1	= -3

Range: -3 to +3  
(for 3 bits)

Range for n bits :  
 $-(2^{n-1}) \text{ to } (2^{n-1} - 1)$

\* 1's complement

We look at the MSB first, if MSB is 0 then the no. is +ve else the no. is -ve.

We only flip the negative numbers and not the positive ones.

$$0 \ 0 \ 0 = + 0$$

$$0 \ 0 \ 1 = + 1$$

$$0 \ 1 \ 0 = + 2$$

$$0 \ 1 \ 1 = + 3$$

$$1 \ 0 \ 0 = - 3$$

$$1 \ 0 \ 1 = - 2$$

$$1 \ 1 \ 0 = - 1$$

$$1 \ 1 \ 1 = - 0$$

We take the magnitude as the initial no. is negative.

The maximum decimal range for n bits is  
 $-(2^{n-1} - 1)$  to  $(2^{n-1} - 1)$

\* In a modern day computers, 2's complement is used.

0 = Take magnitude only

1 = Flipped and ~~add~~ add 1 to LSB  
 then take magnitude.

$0$	$0 \ 0$	$= 0$
$0$	$0 \ 1$	$= 1$
$0$	$1 \ 0$	$= 2$
$0$	$1 \ 1$	$= 3$

$1$	$0 \ 0$	$= -4$
$1$	$0 \ 1$	$= -3$
$1$	$1 \ 0$	$= -2$
$1$	$1 \ 1$	$= -1$

Range :  $-(2^{n-1})$  to  $(2^{n-1} - 1)$

	Unsigned	Signed	1's comp	2's comp
+5	0101	0101	0101	0101
-5	0101	1101	1010	1011

BCD - Binary Coded Decimal

They are represented only in 4 bit binary number. It is a weighted code.

It is also known as 8421 code.  
 (0000 to 1001)  
 (0 to 9).

$\textcircled{1}$

(35)<sub>10</sub> into BCD  
 $\underline{(0011, 0101)}$   
 3 5


- Binary is more efficient than BCD.

Example: (2479)<sub>10</sub> into BCD  
 $\begin{array}{cccc} 0010 & \downarrow & 0100 & \downarrow \\ 0111 & & 1001 & \end{array}$

## \* Floating point representation

ANSI format      IEEE 754 format

ANSI



$0.6132 \times 10^5$

Manissa - 24 bits  
base - 8 bits  
Sign - 1 bits

This can be represented as.

$$M \times b^e$$

Example: Store  $-0.125$  in ANSI floating point representation.

Step 1 : Convert  $-0.125$  into binary values.

$$0.125 \times 2 = 0.25$$

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1$$

Step 2: Normalisation.

A floating point is said to be normalised if the most significant bit of manissa is non-zero.

Binary equivalent of  $-0.125$  is  $-(0.001)_2$

After normalisation,

$$-0.1 \times 2^{-2}$$

$$-0.1 \times 2^{-10} \xrightarrow{\text{Binary equivalent}} M \times 8^e$$

Sign bit = 1 (number is negative)

Exponent : 0000010  
1111101 ← if we would be a twos then we would have taken this.  
 $\frac{+1}{\overline{1111110}}$

as it is a negative number then we will take this.

In exponent we will Only consider the exponential power.  
ie in this case we will take -2.


Mantissa

1 followed by 23 zeros.

ANSI

: 1111110100000000... 9  
representation 23 zeros.

\* IEEE 754 format



- Ques:
- 1) Convert Decimal to Binary  $(23)_{10}$
  - 2) Convert Binary to Decimal  $(1001)_2$
  - 3) Convert Octal to Decimal  $(777)_8$
  - 4) Convert Hexadecimal to Decimal  $(E1)_{16}$

Ans:

$$\begin{array}{r}
 \begin{array}{c|cc}
 & 2 & 23 \\
 \end{array} \\
 \begin{array}{r}
 2 | 11 & 1 \\
 2 | 5 & 1 \\
 2 | 4 & 1 \\
 2 | 2 & 0 \\
 \hline
 & 1
 \end{array}
 \end{array}$$

$$(23)_{10} = 10110100$$

2)  $1001$

$$\begin{array}{r}
 2^3 + 2^0 \\
 2^3 \times 2^2 \times 0 + 2^1 \times 0 + 2^0 \\
 8 + 1 \\
 9
 \end{array}$$

$$= 9$$

We can write 7 as 111  
(binary)

$$3) \quad (777)_8 \rightarrow \text{Octal}$$

$$(111\ 111\ 111)_2 \rightarrow \text{Decimal}$$

4) Convert Hexadecimal into Decimal ( $E1$ )<sub>16</sub>.

$$(111\ 0\ 0001)_2$$

This can be done by:

$$\text{value of } E = 14$$

$$14 \times 16 + 1 \times 16^0$$

$$= 225$$

① Perform 6-4 using 2's compliment form.

$$6 + (-4)$$

$$6 \rightarrow \underline{\underline{0}} \underline{\underline{1}} \underline{\underline{1}} \underline{\underline{0}}$$

$$0 \ 1 \ 1 \ 0 - 6$$

$$0 \ 0 \ 1 \ 0 \ 0 - 4$$

$$2's \text{ complement of } (-4): \quad -4 = 1100$$

$$\begin{array}{r}
 1011 \\
 | \\
 \hline
 1100
 \end{array}
 \quad
 \begin{array}{r}
 0110 \\
 | \\
 \hline
 100
 \end{array}
 \quad
 \begin{array}{l}
 \cancel{0} \cancel{1} \cancel{1} \cancel{0} \\
 \cancel{0} \cancel{1} \cancel{1} \\
 \cancel{(2's \text{ complement})}
 \end{array}$$

Then we will add this

$$6 + (-4) = 0110$$

$$1100$$

$$\begin{array}{r}
 \text{Carry us} \\
 \text{discarding} \\
 \hline
 \text{1} \quad 0010
 \end{array}$$

If a carry is generated that means the result is +ve and it is discarded.

Ques: 4 - 6 using Binary.

$$4 \rightarrow 0100$$

$$6 \rightarrow 0110$$

$$\begin{array}{r} 4 + (-6) \\ -6 \end{array} \rightarrow$$

$$\underline{\underline{6}} \quad 0110$$

1001 (1's complement)

$$\underline{1010}$$

$$\underline{0100}$$

$$\underline{1010}$$

$$\underline{1110}$$

0001 (1<sup>st</sup> compliment)

$$+ \underline{1}$$

$$\underline{10}$$

If ~~the~~ no carry is generated then the result is -ve then the 2's compliment of result will give the correct answer.

Q

Convert  $(ABC)_6$  to Octal.

$$A \rightarrow 10 \quad 1010$$

$$B \rightarrow 11 \quad 1011$$

$$C \rightarrow 12 \quad 1100$$

We will

make a group

of 3 from  
right

101010111100


5 2 7 4

$\leftarrow (d-1) + 1$

0111  $\leftarrow d-1$


0110

Ques: Design a 4 bit binary Adder using full Adder.



We will be using 4 full adder.

Binary adder.



carries input to next stage  
output

In full adder, two bits are added along with carry at one time whereas binary adder adds one bit at a time.


$$A + B' + 1$$

$$A + (B' + 1)$$

$$A + (-B)$$

$$A - B$$

Ques: Truth Table of Multiplexer.



$S_0$	$S_1$	Output
0	0	$I_0$ <del><math>(S_0 + S_1)</math></del>
0	1	$I_1$ <del><math>(S_0 + S_1)</math></del>
1	0	$I_2$ <del><math>(S_0 + S_1)</math></del>
1	1	$I_3$ <del><math>(S_0 + S_1)</math></del>

\* IEEE 754 standard for floating point representation

Eg.: 1.47 · 625

① Convert into Binary format = 10010011.101

$$= 1.0010011101 \times 2^{\text{exponent}}$$

mantissa

Exponent : Excess 127 notation = 127 + 7

$$= 134$$

$$= (10000110)_2$$

IEEE 754 : 01000010 0010011101000

(10000110) 0010011101000

(10000110) 0010011101000

10000110 0010011101000

10000110 0010011101000

10000110 0010011101000

10000110 0010011101000


10000110 0010011101000

10000110 0010011101000

10000110 0010011101000

10000110 0010011101000

10000110 0010011101000



S <sub>1</sub>	S <sub>0</sub>	Cin	y	D
0	0	0	B	A+B
0	0	1	B	A+B+1
0	1	0	B'	A+B'
0	1	1	B'	A+B'+1 = A-B
1	0	0	0	A
1	0	1	0	A+1
1	1	0	1	A-1
1	1	1	1	(A+1)+1

Last case :

1111

↓ 1's ⊕ 1

0000  
|  
0001 ⊕ 1

This 1 is added to all the bits.

1111

MVI A, 011

MVI B, 011

ADD B

( $A = A + B$ )

HLT

8 bit  
0000 0001

The symbolic notation used to describe the micro-operation transfer among the registers is called RTL  
(Register Transfer Language)

### Micro operation

Arithmetic

Shift

Logical

$A + B$

Shift left

$A - B$

Right

$A' + A$

Rotate left

$A + 1$

Rotate right

$A - 1$

Arithmetic Shift

Right

NOT A

0

1

1

NOT A

0

1

1

NOT A

1

0

1

$f_2(A, B)$

1

1

1

Inputs are 8 bits

2's complement ab

## Truth Table of the 4 bit Arithmetic circuit

S <sub>1</sub>	S <sub>0</sub>	Cin	Y	D	operation
0	0	0	B	A+B	Addition
0	0	1	B	A+B+1	Addition with carry
0	1	0	B'	A+B'	Subtraction on with borrow
0	1	1	B'	A+B'+1	Subtraction
1	0	0	0	A	Transfer A
1	0	1	0	A+1	Increment
1	1	0	1	A-1	
1	1	1	1	(A+1)+1	

## Micro operation

Arithmetic

Shift

logical

Shift left

Shift Right

Circular Shift left

Circular shift right

Arithmetic Shift left

Arithmetic Shift right

(1)

### Shift left micro-operation

$\boxed{1|0|1|0|1|1}$



One bit will be lost

$\boxed{0|1|0|1|1|0}$

padded zero

(2)

### Shift Right

$\boxed{1|1|0|1|0|1|1}$



Here also one bit will be lost

$\boxed{0|1|0|1|0|1|1}$

padded zero

(3)

### Circular Shift Left

$\boxed{1|1|0|1|0|1|1|1}$




010111

(4)

### Circular Shift right

$\boxed{1|1|0|1|0|1|1|1}$




110101

Arithmetic

Arithmetic shift is a micro-operation that shifts a signed binary no. to the left or right. (It is a divide by 2 micro-operation.)

① Arithmetic Shift ~~Left~~ Right.

(ashr R)




~~In arithmetic~~

② Arithmetic Shift Left

(ashl R)

(Binary no.)



I + is multiply by 2 micro-operation  $[1|0|1|0|0|0]$  + 40

Ous:


R




I<sub>L</sub> = inserted left bit

(shift<sub>R</sub>)



Shl R




Shift<sub>R</sub>




I<sub>R</sub> = inserted right bit



(common) —————|————— $S$



$A_1$  —————|—————|————— $S$



$A_2$  —————|—————|————— $S$

Truth Table

<u>S</u>	<u>Output</u>	<u>Operation</u>
0	ShL R	
1	Shr R	


## \* Logical Micro-operation

- OR


- AND

- XOR

- NOT



The above diagram was for one bit. If we want to apply operation on 4 bit number then we uses 4 4x1 MUX multiplexers.



Convert 5.625 into IEEE 754 floating point representation.

Step 1 5.625 : Convert this into binary format.

101.101

p 2:  $1.01101 \times 2^{\text{exponent}}$   
manhissa

Excess 127 notation  $127 + 2 = 129$

Step 3:  $(1000001)_2$

IEEE 754 = 01000001 01101000 00000000  
↑  
Sign bit

Sign bit denotes whether the number is positive or -ve.

0 → +ve

1 → -ve.

Ques:

$(438F\ 0000)_{16}$   $\xrightarrow{\text{IEEE 754}}$  Decimal equivalent

each no. Step 1: Convert it into binary.  
should have 4 bits

$01000011\ 1000\ \cancel{1111}\ 0000\ 0000\ 0000\ 0000$

sign bit ↑ 4      exponent ↑ 3      mantissa ↑ 8      23

$2|15$   
 $2|7$       1  
 $2|3$       1  
 $2|1$       1

$4 + 2 + 1$   
 $. | 15$   
 $1111$

In IEEE format,

1    8    23

↓    ↓    ↓    → Mantissa

Sign    exponent

1. Mantissa  $\times 2^{\text{exponent}}$

Sign = 0

Exponent = 1000011

Excess 127 = 135 (decimal equivalent of exponent).

exponent = 135 - 127

$$= 8$$

$1.000111100 \dots 0 \times 2^8$   
16 zeros

Shift 8 zeros

$100011110,000$

$$256 + 16 + 8 + 4 + 2$$

$$(286.000)$$

decimal equivalent

$$R = [A_0 \mid A_1 \mid A_2 \mid A_3]^T$$

ashr R  $\begin{bmatrix} A_0 & A_1 & A_2 \end{bmatrix}$

$$R = 110100 \quad -12 \rightarrow 110100$$

$$\text{ashr } R = 111010, \quad -6 \rightarrow 111010$$

It is divide by 2 operation

$$\begin{array}{r} 1101100 \\ \sqrt{1101100} \\ -10 \\ \hline 10 \\ -10 \\ \hline 0 \end{array} \quad \begin{array}{l} \text{2's complement} \\ \text{nikola.} \end{array}$$

$$S \times 001011$$

$$01100 \rightarrow 12$$

$$111010$$

$$\begin{array}{r} 00101 \\ \sqrt{111010} \\ -10 \\ \hline 11 \\ -10 \\ \hline 10 \\ -10 \\ \hline 0 \end{array}$$

$$-ve$$

$$2^2 \times 00101 = 1101100000$$

$$1101100000$$


$$1101100000 \rightarrow 1101100000$$

$$ans = 01110001$$

$$S + P + R + I + Z = 1101100000$$

$$1101100000$$

ashl R



$$R = 110100 \quad -12$$

$$\text{ashl } R = 1101000 \quad -24$$

Sign

110100



10100

01011

1

01100

$\frac{2^3 \cdot 2^2 \cdot 2^1 \cdot 2^0}{8 \times 4}$

32

101000

010111

1

011000

$\frac{2^4 \cdot 2^3 \cdot 2^2 \cdot 2^1 \cdot 2^0}{16 \times 8}$

$\frac{2^3 \cdot 2^2 \cdot 2^1}{8 \times 4}$

12.8

# Arithmetic Shift logic Unit (ALU)


Combination of three micro-operations

(A) logical

(B) Shift

(C) Arithmetic

Arithmetic circuit



One stage of Arithmetic logic Shift  
(Init / n, 1)

<u><math>S_3</math></u>	<u><math>S_2</math></u>	<u>operations</u>
0	0	Arithmetic
0	1	logical
1	0	Shift right
1	1	Shift left


### ALU

ALU is a combinational circuit which performs register transfer operation and stores the result in the desired location. It performs: logical, Shift, Arithmetic.

ALU performs all the kinds of micro-operations.

Bus : A Bus is a system for transferring information b/w the registers.

Bus system can be constructed using either multiplexer or a 3-state buffer.



TA chain (H) US covering USA.

$S$	$C_0 C_1 C_2$
$0$	$A_0 A_1 A_2 (A)$
$1$	$B_0 B_1 B_2 (B)$


### Quiz 3

\* Bus System using 3-State Buffer Gates.

$$A = A_0 A_1$$

$$B = B_0 B_1$$

$$C = C_0 C_1$$




{decoder}

No select lines in decoder.

Select lines are only present in multiplexer and demultiplexer.

Three state buffer



$$Y = A ; C = 1$$

$$Y = \text{open} ; C = 0$$

Circuit

Decoder used?

As only one register we need to use.

(Available registers are 2,  $n \times 2^n$ )


Only register used should be  $1 \times 2$

at a particular time).

$2 \times 4$


$3 \times 8$

$4 \times 16$ .




No. of decoders used? It will be decided by no. of bits.

There are two bits in the above question. Hence two decoders will be used.



This would have been the answer if we had to make without buffer (3 state).

Buffer acts as switch. If  $C=1$ , the input would be equal to output.



This is the bus system architecture using decoder and 3 state buffer.

Truth Table

S	Output ( $C_0, C_1$ )
0	$A_0, A_1$ (A)
1	$B_0, B_1$ (B)

Bus structure for 3 bit Register.

$$A = A_0, A_1, A_2$$

$$B = B_0, B_1, B_2$$

$$C = C_0, C_1, C_2$$

A common bus system is designed for 16 registers of 32 bits each using multiplexers. How many multiplexers are there in the bus and what is the size of each multiplexer.

R<sub>1</sub> [111111] 32 bits each

R<sub>2</sub> [111111]

R<sub>3</sub> [111111]

32 multiplexers required  
16x1 Size of MUX.

$$\log_2 16 = 4$$

R<sub>10</sub> [11111]

(Select lines).

Generalised form

If there are  $n$  multiplexers and  $K$  registers

Then, multiplexers no.  $\geq n$

$$\text{Size} = K \times 1$$

Ques: Design a 4 bit decomplementer using four full adders.

$$A + \bar{B} + 1 = A - B$$

Now  $A + \bar{B} + 1$  is 2's complement of  $B$ .  
So this is 2's complement of  $B$ .

4-6 can also be written as:

4 + 2's complement of (6)

$$= A_0 A_1 A_2 P_3 - 1$$

$$= A_0 A_1 A_2 A_3 + 2's \text{ complement of } (1)$$


↓

$$0001$$


$$\begin{array}{r} 1's \\ \hline 1110 \\ + 1 \end{array}$$

$$\begin{array}{r} 2's \text{ complement} \\ \hline 1111 \end{array}$$

$$A - 1 = A_0 A_1 A_2 A_3 + 1111 \text{ with } S_0$$



## Bus Arbitration



In a multiprocessor shown above, the processors request access to share memory with system bus controller (via system bus).

If no processor is utilizing the system bus, the requested processor is granted access to the shared memory. Arbitration is performed if two or more processors are requesting the shared memory via the system bus at the same time.


Arbitration decides which processor gets access to the shared memory and other common resources through system bus.

Arbitration logic is used to decide which system bus controller.

### Type of Bus Arbitration logic:

① Serial (Daisy chain) Arbitration: Processors or requests are serviced on the basis of the established priorities.


The processor connected to the system bus are assigned priority according to their position i.e. the processor closest to the priority line is first given access to the system bus when multiple processors currently access use of the bus.



PI of the highest priority unit will be

The next time when lower priority arbiter receives a '0' in PI meaning that the bus is currently in use. It has to wait till it can access the system.

### Parallel Arbitration



Each Bus Arbitrator has a bus request output line with a bus acknowledge input line.

The request line is enabled when the processor is requesting access to system bus.

The processor takes control of the bus if its acknowledge input line is enabled.

- The output of the encoder generates a 2 bit code which represents the highest priority among those requesting the bus.
- The two bit from the encoder output drives a  $2 \times 4$  decoder which enables the proper acknowledge line to grant bus access to the highest priority units.

# 8085 Microprocessor

Input → Processor → Output

Assembly language Program

804 (4 bit)

MVI A, 01H

808 (8 bit)

MVI B, 02H


805 (8 bit)

ADD B  
STA 9000H

806 (16 bit)

HLT

Locations      Instructions



Memory.

8085

1 line = 0, 1

2 line → 00, 01, 10, 11

!

⋮

⋮

16 Juns =  $2^{16} = 64 \text{ KByte}$

Address bus identifies the memory

location. Data Bus is of 8 bits and

Address Bus is of 16 bits.

Steps:

Fetch

Decode

Execute

BITS = 0, 1

NIBBLE = 4-bits

BYTE = 8-bits

WORD = 16-bits

## Instruction Size

a) 1 BYTE : ADD B  
MOV A,B  
SUB B  
INR B

b) 2 BYTE : ADI 01H  
SUI 02H  
MUI A, 03H

c) 3 BYTE Instruction (16 bit data).


LDI .9000H

LXI

→ one word address

→ one word address

→ one word address



① Memory Reference

Direct Addressing

Indirect Addressing

② Register Reference

③ I/O Instruction.

Memory reference instructions are those where an operand is needed to carry

## Register Reference

There is no need of data from memory.  
The operation is performed on the register only.


CLA: Clear accumulator

CMA: Complement the result of accumulator.

OUT PORT 1 : There is no need of reference to memory.

fetch, decode and execute.

steps to execute any instruction.



. I=0 (Direct Addressing)

Memory Reference

. I=1 (Indirect Addressing)

IR = 

0 1 1	Address
-------	---------

 = Register Reference


Reference

IR = 

1 1 1	Address	I/O Instruction
-------	---------	-----------------

Instruction cycle

Fetch : To :  $AR \leftarrow PC$   
I<sub>1</sub> :  $IR \leftarrow M[AR]$

Decode

Determine

type of Instruction

 $T_3 \rightarrow$ 

I	$D_3$	Type of Instruction
0	1	Register
1	1	I/O
0	0	Memory Representation (Direct)
1	0	Memory reference (Indirect)

$$r: D_3 I' T_3$$

If  $r=1 \rightarrow$  Type of Instruction.

## Instruction Codes

(a) Immediate (operand is provided immediately)

(b) Direct Addressing. eg: LADD B

13 12 11 0 MUI P A, 0411.

opcode | Address

→ 16 bits.

(c) Indirect addressing.

(b) Direct address,

↳ eg :- LDA 9000 H

0 | opcode | Address

0 | LDA | 9000

DA TA

Memory

(c) Indirect address,

For eg? LDX B

1 | opcode | Address


LDX B

Indirect address B C = 5060

address,

5060 H | DATA |

Indirect  
addressable



Instruction Codes are the group of bits to tell the computer to perform certain operations.

Opcode is the operation to be performed on the operands.

Example :


MOV R, B  
 ~ ~  
 Opcode      Operands.

Immediate addressing mode : address acts the operand itself.

The address of the operand is given by the memory address.

The MSB of instruction code is I in indirect addressing.

LDAX B



The Address of the first instruction to be executed is placed in the program counter through the address bus. The corresponding instruction is selected in the memory and placed in the **IR** (Instruction Register) through the data bus. The **IR** is stored in the form of instruction codes (hex codes).

The instruction in the **IR** is decoded using  $3 \times 8$  decoder.

The Control unit generates the control signals to the different blocks of a computer to execute the desired instruc'tns.

