


## Implementation of page table

- Page table is kept in the memory.
- Page-table base register (PTBR) points to the page table.
- Page-table length register (PTLR) indicates size of the page table.
- In this scheme, every data/instruction access requires two memory accesses.



B. Consider a paging system with the page table stored in memory. If memory access (reference) is 100 ns. a) How long does a paged memory reference takes? b) If we add TLB and 80% of all page table references are found in the TLB. What is the effective memory reference time. Assume that finding a page table entry in the TLB takes 20 ns.

a)

$$\text{Memory access time} = 2 \times 100 \text{ ns} = 200 \text{ ns} \quad (\text{as we need two memory references})$$

b) Memory access time

$$= 100 + \frac{80}{100} \times 20 + \frac{20}{100} \times 100$$

$$= 100 + 16 + 20 = 136 \text{ ns}$$



Alternatively,

effective access time with TLB hit  
 $100 + 20 = 120 \text{ ns} \rightarrow 80\%$

effective access time with TLB miss  
 $100 + 100 + 20 = 220 \text{ ns} \rightarrow 20\%$

(average)


$$\begin{aligned} \text{actual effective access time} \\ &= 0.8 \times 120 + 0.2 \times 220 \\ &= 140 \text{ ns} \end{aligned}$$

Valid (v) or Invalid bit (i) in a page table


Page #			
0	2	v	
1	3	v	
2	4	v	
3	7	v	
4	8	v	
5	9	v	
6	0	i	
7	0	i	

shared page table


Two level page-table scheme








### Hashed page table



### Inverted page table architecture



# Segmentation hardware

