

Lecture - 2 (AP)

29/01/2019

Classification of pipeline

By Level of processing (defined by Hansen 1977)

- Arithmetic pipeline - 4 stage & 8 stage (TIASC)
- Instruction pipeline - multiple inst. stages interwined
- Processor pipeline - multiprocessor


Classification by configuration & control strategy

- Static pipeline - single conf.
- Dynamic pipeline - changed based on feedback
- Unifunctional
- Multifunctional

Classification by architecture (Flynn's classification)

- SISD single instruction, single data stream
- SIMD
- MISD
- MIMD

SISD




SIMD

(Vectorized - Ex-GPU)


for-ep.

ADD A[C][C], B[C][C]




MISD


(Not feasible)



MIMD (Multiple Instruction, Multiple Data)



Uniform memory access (UMA)



Non-uniform memory access (NUMA)

