


## Lecture-1 (AP)

28/01/2019


- Time-space diagram of a non-pipelined processor



### Books

- Hwang, Briggs
- Naresh  
Jatwani

- Time-space diagram of a pipelined processor



$k$ : no. of stages

$n$ : no. of task

$\tau$ : time taken for each task

Time taken for  $n$  processes in  $k$  stages:

By non-pipelined processor:  $n k \tau$

By pipelined processor:  $k \tau + (n-1) \tau$

$$\therefore \text{Speed up } (S_k) = \frac{\text{time taken by non-pipelined processor}}{\text{time taken by pipelined processor}}$$

$$\Rightarrow S_k = \frac{n k \tau}{k \tau + (n-1) \tau}$$

For maximum speed up,  $n \gg k$

Then,

$$S_k = \frac{n k}{n} = k$$

as  $k + (n-1) \approx n$  if  $n \gg k$

$$\text{Efficiency } (\eta) = \frac{\text{Busy time}}{\text{Total allocated time}}$$

$$\Rightarrow \eta = \frac{n k \tau}{k \times (k + (n-1)) \times \tau}$$

→ area of complete square in T-S diag

→ area of all allocated tasks

$$= \frac{n}{k + (n-1)}$$

$$= \frac{S_k}{k}$$

$$\text{throughput } (T) = \frac{\text{Total output}}{\text{Total time}}$$

$$T = \frac{n}{(k + (n-1))\tau} = \frac{n}{\tau}$$

when  $n \rightarrow 1$

$$T = \frac{1}{\tau} \rightarrow \text{frequency of processor}$$