Skip to content
View DantuNandiniDevi's full-sized avatar

Block or report DantuNandiniDevi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. iiitb_freqdiv iiitb_freqdiv Public

    This is a frequency divider model

    Verilog 5 11

  2. sta_opentimer sta_opentimer Public

    VSD Static Time Analysis

    4 3

  3. SparkFun-Eagle-Libraries SparkFun-Eagle-Libraries Public

    Forked from sparkfun/SparkFun-Eagle-Libraries

    SparkFun's Public Eagle PCB Footprints

  4. RTLDesign_Using_Verilog_with_SKY130Technology RTLDesign_Using_Verilog_with_SKY130Technology Public

    This repo is all about the informatic workshop held by VLSI System Design to help us learn and improve RTL design skills

  5. iiitb_freqdiv_caravel iiitb_freqdiv_caravel Public

    Verilog

  6. Caravel_pcb Caravel_pcb Public

    The PCB design for the Caravel_board

    Verilog