

Microprocessor - 8085 Branching Instructions

Advertisements

[Previous Page](#)

[Next Page](#)

The following table shows the list of Branching instructions with their meanings.

Opcode			Operand	Meaning	Explanation
JMP			16-bit address	Jump unconditionally	The program sequence is transferred to the memory address given in the operand.
Opcode	Description	Flag Status	16-bit address	Jump conditionally	The program sequence is transferred to the memory address given in the operand based on the specified flag of the PSW.
JC	Jump on Carry	CY=1			
JNC	Jump on no Carry	CY=0			
JP	Jump on positive	S=0			
JM	Jump on minus	S=1			
JZ	Jump on zero	Z=1			
JNZ	Jump on no zero	Z=0			
JPE	Jump on parity even	P=1			
JPO	Jump on parity odd	P=0			
Opcode	Description	Flag Status	16-bit address	Unconditional subroutine call	The program sequence is transferred to the memory address given in the operand. Before transferring, the address of the next instruction after CALL is pushed onto the stack.
CC	Call on Carry	CY=1			
CNC	Call on no Carry	CY=0			
CP	Call on positive	S=0			
CM	Call on minus	S=1			
CZ	Call on zero	Z=1			
CNZ	Call on no zero	Z=0			
CPE	Call on parity even	P=1			
CPO	Call on parity odd	P=0			
RET			None	Return from subroutine unconditionally	The program sequence is transferred from the subroutine to the calling program.
Opcode	Description	Flag Status	None	Return from subroutine conditionally	The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW and the program execution begins at the new address.
RC	Return on	CY=1			

	Carry																															
RNC	Return on no Carry	CY=0																														
RP	Return on positive	S=0																														
RM	Return on minus	S=1																														
RZ	Return on zero	Z=1																														
RNZ	Return on no zero	Z=0																														
RPE	Return on parity even	P=1																														
RPO	Return on parity odd	P=0																														
PCHL			None	Load the program counter with HL contents The contents of registers H & L are copied into the program counter. The contents of H are placed as the high-order byte and the contents of L as the loworder byte.																												
RST			0-7	Restart The RST instruction is used as software instructions in a program to transfer the program execution to one of the following eight locations. <table><tr><td>Instruction</td><td>Restart Address</td></tr><tr><td>RST 0</td><td>0000H</td></tr><tr><td>RST 1</td><td>0008H</td></tr><tr><td>RST 2</td><td>0010H</td></tr><tr><td>RST 3</td><td>0018H</td></tr><tr><td>RST 4</td><td>0020H</td></tr><tr><td>RST 5</td><td>0028H</td></tr><tr><td>RST 6</td><td>0030H</td></tr><tr><td>RST 7</td><td>0038H</td></tr></table> The 8085 has additionally 4 interrupts, which can generate RST instructions internally and doesn't require any external hardware. Following are those instructions and their Restart addresses – <table><tr><td>Interrupt</td><td>Restart Address</td></tr><tr><td>TRAP</td><td>0024H</td></tr><tr><td>RST 5.5</td><td>002CH</td></tr><tr><td>RST 6.5</td><td>0034H</td></tr><tr><td>RST 7.5</td><td>003CH</td></tr></table>	Instruction	Restart Address	RST 0	0000H	RST 1	0008H	RST 2	0010H	RST 3	0018H	RST 4	0020H	RST 5	0028H	RST 6	0030H	RST 7	0038H	Interrupt	Restart Address	TRAP	0024H	RST 5.5	002CH	RST 6.5	0034H	RST 7.5	003CH
Instruction	Restart Address																															
RST 0	0000H																															
RST 1	0008H																															
RST 2	0010H																															
RST 3	0018H																															
RST 4	0020H																															
RST 5	0028H																															
RST 6	0030H																															
RST 7	0038H																															
Interrupt	Restart Address																															
TRAP	0024H																															
RST 5.5	002CH																															
RST 6.5	0034H																															
RST 7.5	003CH																															

⏮ Previous Page

Next Page ⏭

Advertisements



Write for us FAQ's Helping | Contact

© Copyright 2017. All Rights Reserved.

Enter email for newsletter

go

