

Microprocessor - 8085 Branching Instructions

Advertisements

The following table shows the list of Branching instructions with their meanings.

Opcode JMP			Operand	Meaning Jump unconditionally	Explanation The program sequence is transferred to the memory address given in the operand.		
			16-bit address				
Opcode	Description	Flag Status					
JC	Jump on Carry	CY=1					
JNC	Jump on no Carry	CY=0	16-bit address	Jump conditionally	The program sequence is transferred to the memory address given in the operand based on the specified flag of the PSW.		
JP	Jump on positive	S=0					
JM	Jump on minus	S=1					
JZ	Jump on zero	Z=1					
JNZ	Jump on no zero	Z=0					
JPE	Jump on parity even	P=1					
JPO	Jump on parity odd	P=0					
Opcode	Description	Flag Status					
CC	Call on Carry	CY=1					
CNC	Call on no Carry	CY=0	16-bit address	Unconditional subroutine call	The program sequence is transferred to the memory address given in the operand. Before transferring, the address of the next instruction after CALL pushed onto the stack.		
СР	Call on positive	S=0					
СМ	Call on minus	S=1					
CZ	Call on zero	Z=1					
CNZ	Call on no zero	Z=0					
CPE	Call on parity even	P=1					
СРО	Call on parity odd	P=0					
RET			None	Return from subroutine unconditionally	The program sequence is transferred from the subroutine to the calling program.		
Opcode	Description	Flag Status	None	Return from subroutine conditionally	The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW and the program execution		
RC	RC Return on CY=1			Conditionally	begins at the new address.		

RNC Return on no Carry CY=0 RP Return on positive S=0 RM Return on minus S=1 RZ Return on zero Z=0 RPE Return on no zero Z=0 RPE Return on parity even P=1 RPO Return on parity odd P=0 None Load the program counter. To contents of H are placed as the high-order byte and the contents of L loworder byte. The RST instruction is used as software instructions in a program to tr			
RM Return on minus S=1 RZ Return on zero Z=1 RNZ Return on no zero P=1 RPE Return on parity even P=0 RPO Return on parity odd P=0 None Load the program counter. To contents of H are placed as the high-order byte and the contents of L loworder byte. The RST instruction is used as software instructions in a program to tr			
RZ Return on zero Z=1 RNZ Return on no zero Z=0 RPE Return on parity even P=1 RPO Return on parity odd P=0 None Load the program counter. To contents of registers H & L are copied into the program counter. To contents of H are placed as the high-order byte and the contents of L loworder byte. The RST instruction is used as software instructions in a program to tree.			
RZ zero Z=1 RNZ Return on no zero Z=0 RPE Return on parity even P=1 RPO Return on parity odd P=0 None Load the program counter with HL contents of H are placed as the high-order byte and the contents of L loworder byte. The RST instruction is used as software instructions in a program to tree.			
RPE Return on parity even P=1 RPO Return on parity odd P=0 None Load the program counter with HL contents of H are placed as the high-order byte and the contents of Lower l			
RPE parity even P=1 RPO Return on parity odd P=0 None Load the program counter. T contents of registers H & L are copied into the program counters of H are placed as the high-order byte and the contents of L loworder byte. The RST instruction is used as software instructions in a program to tree.			
PCHL None Load the program counter. To contents of H are placed as the high-order byte and the contents of Lower lower byte. The RST instruction is used as software instructions in a program to the program to the program counter. To contents of H are placed as the high-order byte and the contents of Lower lo			
PCHL None program counter with HL contents Contents of H are placed as the high-order byte and the contents of L loworder byte.			
the program execution to one of the following eight locations. Instruction Restart Address	ısfer		
RST 0 0000H			
RST 1 0008H			
RST 2 0010H			
RST 3 0018H			
RST 4 0020H			
RST 5 0028H			
RST 0-7 Restart RST 6 0030H			
RST 7 0038H			
	The 8085 has additionally 4 interrupts, which can generate RST instructions internally and doesn't require any external hardware. Following are those instructions and their Restart addresses –		
Interrupt Restart Address			
TRAP 0024H			
RST 5.5 002CH			
RST 6.5 0034H			
RST 7.5 003CH			

♠ Previous Page
Advertisements



Write for us FAQ's Helping | Contact

© Copyright 2017. All Rights Reserved.

Enter email for newsletter