Popular repositories Loading

1. Multiplexer-Simulation-in-Vivado Multiplexer-Simulation-in-Vivado Public

   Forked from TharunPR/Multiplexer-Simulation-in-Vivado

   In this experiment, a 4:1 Multiplexer (MUX) is designed and simulated using Verilog HDL in various modeling styles: Gate-Level, Data Flow, Behavioral, and Structural.

   1

2. Seven-segment-display-using-Verilog-HDL- Seven-segment-display-using-Verilog-HDL- Public

   Forked from TharunPR/Seven-segment-display-using-Verilog-HDL-

   To design and simulate a seven-segment display driver using Verilog HDL, and verify its functionality through a testbench in the Vivado 2023.1 environment.

   1 1

3. Verilog-Code-for-Swapping-Three-Numbers Verilog-Code-for-Swapping-Three-Numbers Public

   Forked from Nithyasree-123/Verilog-Code-for-Swapping-Three-Numbers

   1

4. 4-KB-ROM-Memory-with-Read-and-Write-Operations 4-KB-ROM-Memory-with-Read-and-Write-Operations Public

   Forked from TharunPR/4-KB-ROM-Memory-with-Read-and-Write-Operations

   1

5. 4-bit-Ripple-Carry-Adder-using-Task-and-4-bit-Ripple-Counter-using-Function-with-Testbench 4-bit-Ripple-Carry-Adder-using-Task-and-4-bit-Ripple-Counter-using-Function-with-Testbench Public

   Forked from Gugapriya-P/4-bit-Ripple-Carry-Adder-using-Task-and-4-bit-Ripple-Counter-using-Function-with-Testbench

   1

6. Sequence-Detector Sequence-Detector Public

   Forked from TharunPR/Sequence-Detector

   1