Skip to content

Conversation

kroening
Copy link
Collaborator

This adds an aval/bval encoding for four-valued shift expressions to the Verilog frontend.

@kroening kroening force-pushed the aval-bval-shifts branch 2 times, most recently from 0662041 to ab21468 Compare April 22, 2025 04:09
@kroening kroening marked this pull request as ready for review April 22, 2025 04:09
@tautschnig
Copy link
Collaborator

Should the second commit change the "KNOWNBUG" status of the tests to "CORE"?

This adds an aval/bval encoding for four-valued shift expressions to the
Verilog frontend.
@kroening
Copy link
Collaborator Author

Should the second commit change the "KNOWNBUG" status of the tests to "CORE"?

Yes, fixed

@tautschnig tautschnig merged commit d28c28c into main Apr 22, 2025
9 checks passed
@tautschnig tautschnig deleted the aval-bval-shifts branch April 22, 2025 15:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants