Verilog: move code for assignment patterns #1297
Merged
+98
−96
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
I'm a bit confused: the commit message suggests that code was being moved, but the actual change is just code being added? |
kroening
force-pushed
the
move-verilog_assignment_pattern
branch
from
19c82de to
1f1f9fa
Compare
Indeed, fixed |
This moves the code that handles assignment patterns into verilog_typecheckt::assignment_conversion.
kroening
force-pushed
the
move-verilog_assignment_pattern
branch
from
1f1f9fa to
360d7bf
Compare
tautschnig
approved these changes
Oct 6, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This moves the code that handles assignment patterns into
verilog_typecheckt::assignment_conversion.