Skip to content

Verilog: KNOWNBUG test for assert ... else #1308

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Oct 10, 2025
Merged

Verilog: KNOWNBUG test for assert ... else #1308

merged 1 commit into from
Oct 10, 2025

Conversation

kroening
Copy link
Collaborator

@kroening kroening commented Oct 9, 2025

No description provided.

@kroening kroening changed the title Verilog: KNOWNBUG test for assert ... else Verilog: KNOWNBUG test for assert ... else Oct 9, 2025
@kroening kroening marked this pull request as ready for review October 9, 2025 22:35
@tautschnig tautschnig merged commit 95434a8 into main Oct 10, 2025
11 checks passed
@tautschnig tautschnig deleted the assert_else1 branch October 10, 2025 12:30
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees

No one assigned

Labels

Tests Verilog

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@kroening @tautschnig