Skip to content

Conversation

kroening
Copy link
Collaborator

No description provided.

@kroening kroening marked this pull request as ready for review March 11, 2024 00:24
@tautschnig tautschnig merged commit 3fc2299 into main Mar 11, 2024
@tautschnig tautschnig deleted the ports5 branch March 11, 2024 10:15
Romy15200 pushed a commit to Romy15200/nws that referenced this pull request Aug 19, 2025
Verilog: KNOWNBUG test for ports that have SystemVerilog datatypes
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants