New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog: KNOWNBUG test for signed base 2 literal #655

Merged

tautschnig merged 1 commit into main from signed2

Aug 31, 2024

Member

kroening commented Aug 30, 2024

The signed base 2 literal should be sign-extended.


          Verilog: KNOWNBUG test for signed base 2 literal

c7c1fae

The signed base 2 literal should be sign-extended.

kroening added the Verilog label

kroening marked this pull request as ready for review

August 31, 2024 00:05

tautschnig approved these changes

View reviewed changes

tautschnig merged commit 4ed83c8 into main

8 checks passed

tautschnig deleted the signed2 branch

August 31, 2024 06:40

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels