Skip to content

Conversation

kroening
Copy link
Member

For a primitive not gate with input i and output o, this now generates the constraint

i = !o

as opposed to

!i = o

While logically equivalent, the new constraint is easier to read, and enables the generation of netlists that are more compact.

For a primitive not gate with input i and output o, this now generates the constraint

  i = !o

as opposed to

  !i = o

While logically equivalent, the new constraint is easier to read, and
enables the generation of netlists that are more compact.
@kroening kroening marked this pull request as ready for review December 13, 2024 15:57
@tautschnig tautschnig merged commit 5baabf1 into main Dec 16, 2024
9 checks passed
@tautschnig tautschnig deleted the not1 branch December 16, 2024 10:31
Romy15200 pushed a commit to Romy15200/nws that referenced this pull request Aug 19, 2025
Veriog: synthesis of primitive not gates
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants