Skip to content

Conversation

kroening
Copy link
Collaborator

The 1800-2017 SystemVerilog grammar allows a and b and a or b to be either a sequence, or a property. If both a and b are sequences, then a and b and a or b is a sequence as well.

This changes the grammar to allow the sequence case.

@kroening kroening marked this pull request as ready for review January 21, 2025 19:00
The 1800-2017 SystemVerilog grammar allows "a and b" and "a or b" to be
either a sequence, or a property.  If both "a" and "b" are sequences, then
"a and b" and "a or b" is a sequence as well.

This changes the grammar to allow the sequence case.
@tautschnig tautschnig merged commit d923a32 into main Jan 22, 2025
9 checks passed
@tautschnig tautschnig deleted the sequence_and_or branch January 22, 2025 16:33
Romy15200 pushed a commit to Romy15200/nws that referenced this pull request Aug 19, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants