sp2004 processor has 41 instructions, 32-bit data and address buses, 32 32-bit registers, 4-stage pipeline, data forwarding, branch prediction, interrupt handler, and Harvard memory architecture. It is implemented on Xilinx Spartan 2 FPGA and an additional Xilinx XC95108 CPLD for the I/O controller. The processor and I/O controller are written in VHDL. They are successfully tested on 12.5 MHz clock speed. sp2004 assembler is also developed using C to convert sp2004 assembly language into binary code.
-
Notifications
You must be signed in to change notification settings - Fork 0
32-bit RISC Processor Implemented on FPGA
License
ekaakurniawan/sp2004
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
32-bit RISC Processor Implemented on FPGA
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published