#### LAMPIRAN-LAMPIRAN

## Deskripsi Jenis-jenis Instruksi Mikro

#### Penjumlahan Register dengan Register

Mnemonic : ADD

Operand : RD, RA, RB Format : ADD RD, RA

Format : ADD RD, RA, RB Operasi : RD ← RA + RB

Tujuan : Melakukan operasi penjumlahan antara *register* dengan *register*.

Perancangan : Dapat menggunakan skematik ripple carry adder, carry lookahead

adder, carry selector adder, maupun menggunakan library yang telah disediakan. Perancangan skematik diprogram menggunakan VHDL dengan metoda perancangan structural. Sedangkan perancangan

dengan library menggunakan metoda perancangan behavioral.

## Penjumlahan Register dengan Immediate Sign

Mnemonic : ADI

Operand : RD, RA, Imm Format : ADI RD, RA, Imm Operasi : RD ← RA + Imm(S)

Tujuan : Melakukan operasi penjumlahan antara register dengan immediate

bertanda.

Deskripsi : Jangkauan nilai *immediate* antara -32768 sampai dengan 32767.

Perancangan : Nilai immediate diambil dari instruksi sebesar 16 bit LSB. Karena

merupakan bilangan bertanada, maka 16 bit MSB harus bernilai sama dengan bit ke 16 LSB agar tanda dan nilai dari bilangan tersebut sama saat dikonfersi dari 16 bit ke 32 bit. Untuk itu dibangun sebuah komponen yang melakukan tugas tersebut yang disebut *Constant Unit*. Satu bit (CS) sebagai *input* pada *Constant Unit* berfungsi untuk memberitahu apakan nilai *immediate* yang masuk tersebut merupakan

bilangan bertanda atau tidak.

## Penjumlahan Register dengan Immediate Unsign

Mnemonic : ADIU

Operand: RD, RA, Imm

Format : ADIU RD, RA, Imm Operasi : RD  $\leftarrow$  RA + Imm(U)

Tujuan : Melakukan operasi penjumlahan antara register dengan immediate

tidak bertanda.

Deskripsi : Jangkauan nilai *immediate* antara 0 sampai dengan 65535.

Perancangan : Nilai immediate diambil dari instruksi sebesar 16 bit LSB dan untuk

nilai MSB-nya diisi dengan nol.

# Pengurangan Register dengan Register

Mnemonic : SUB

Operand : DA, RA, RB Format : SUB RD, RA, RB Operasi : RD ← RA - RB

Tujuan : Melakukan pengurangan antara register dengan register

Perancangan: Untuk instruksi pengurangan, digunakan metode two's complement

pada nilai yang akan mengurangkan (RB) agar nilai tersebut menjadi negatif, selanjutnya nilai tersebut akan kita tambahkan dengan nilai yang akan dikurangkan (RA) dan hasilnya disimpan pada *register* 

tujuan (RD).

 $RD \leftarrow RA - RB$   $RD \leftarrow RA + (-RB)$  $RD \leftarrow RA + (\overline{RB} + 1)$ 

Oleh karena itu dibutuhkan penjumlahan yang memiliki *carry in* dimana nilainya sama dengan satu pada operasi pengurangan dan nol pada operasi penjumlahan. Kemudian dibutuhkan satu bit lagi untuk menetukan apakah RB akan dikomplemen atau tidak. Bit ini disebut *SubAdd*. Jika *SubAdd* bernilai satu, maka RB akan dikomplemen, jika nol maka RB tidak dikomplemen.

# Pengurangan Register dengan Immediate Sign

Mnemonic : SUBI

Operand : DA, RA, Imm Format : SUBI RD, RA,

Format : SUBI RD, RA, Imm Operasi : RD  $\leftarrow$  RA – Imm(S)

Tujuan : Melakukan pengurangan antara *register* dengan *immediate* bertanda. Deskripsi : Jangkauan nilai *immediate* antara -32768 sampai dengan 32767.

Perancangan : Nilai immediate diambil menggunakan komponen Constant Unit seperti

yang dilakukan pada penjumlahan *register* dengan *immediate sign*.

#### Pengurangan Register dengan Immediate Unsign

Mnemonic : SUBIU

Operand : DA, RA, Imm

Format : SUBIU DA,RA, Imm Operasi :  $RD \leftarrow RA - Imm(U)$ 

Tujuan : Melakukan pengurangan antara register dengan immediate tidak

bertanda.

Deskripsi : Jangkauan nilai *immediate* antara 0 sampai dengan 65535.

Perancangan : Nilai immediate diambil dari instruksi sebesar 16 bit LSB dan untuk

nilai MSB-nya diisi dengan nol.

#### Logika AND

Mnemonic : AND

Operand : DA, RA, RB

Format : AND DA, RA, RB Operasi : DA ← RA ^ RB

Tujuan : Menghasilkan logika AND dari dua input register. Digunakan juga

untuk seleksi bit.

Perancangan : Menggunakan gerbang logika AND untuk kedua *input*.

## Logika AND *Immediate*

Mnemonic : ANDI

Operand : DA, RA, Imm

Format : ANDI DA, RA, Imm Operasi : DA ← RA ^ Imm

Tujuan : Menghasilkan logika AND dari input ragister dan immediate.

Digunakan juga untuk seleksi bit.

Perancangan : Nilai immediate juga berasal dari Constant Unit. 16 bit MSB-nya diisi

dengan nol. Kemudian digunakan gerbang AND untuk nilai immediate

yang telah dirubah menjadi nilai 32 bit dan nilai dari *register*.

## Logika OR

Mnemonic : OR

Operand : DA, RA, RB Format : OR DA, RA, RB Operasi : DA  $\leftarrow$  RA  $^{V}$  RB

Tujuan : Menghasilkan logika OR dari dua *input register*.Perancangan : Menggunakan gerbang logika OR untuk kedua *input*.

# Logika OR Immediate

Mnemonic : ORI

Operand : DA, RA, Imm Format : ORI DA, RA, Imm Operasi : DA ← RA V Imm

Tujuan : Menghasilkan logika OR dari *input ragister* dan *immediate*.

Perancangan : Nilai immediate juga berasal dari Constant Unit. 16 bit MSB-nya diisi

dengan nol. Kemudian digunakan gerbang OR untuk nilai immediate

yang telah dirubah menjadi nilai 32 bit dan nilai dari *register*.

#### Logika Exclusive OR

Mnemonic : XOR

Operand : DA, RA, RB Format : XOR DA, RA, RB Operasi : DA  $\leftarrow$  RA  $\oplus$  RB

Tujuan : Menghasilkan logika XOR dari dua input register. Digunakan juga

untuk melakukan togel bit.

Perancangan : Menggunakan gerbang logika XOR untuk kedua *input*.

## Logika Exclusive OR Immediate

Mnemonic : XORI

Operand : DA, RA, Imm

Format : XORI DA, RA, Imm Operasi : DA ← RA ⊕ Imm

Tujuan : Menghasilkan logika XOR dari input ragister dan immediate.

Digunakan juga untuk melakukan togel bit.

Perancangan : Nilai immediate juga berasal dari Constant Unit. 16 bit MSB-nya diisi

dengan nol. Kemudian digunakan gerbang XOR untuk nilai immediate

yang telah dirubah menjadi nilai 32 bit dan nilai dari *register*.

## Logika Not OR

Mnemonic : NOR

Operand : DA, RA, RB

Format : NOR DA, RA, RB Operasi : DA  $\leftarrow$  RA  $\vee$  RB

Tujuan : Menghasilkan logika NOR dari dua input register. Digunakan juga

untuk melakukan instruksi logika NOT.

Perancangan : Menggunakan gerbang logika NOR untuk kedua *input*.

#### Logika Nor OR Immediate

Mnemonic : NORI

Operand : DA, RA, Imm

Format : NORI DA, RA, Imm Operasi : DA  $\leftarrow \overline{RA \vee Imm}$ 

Tujuan : Menghasilkan logika NOR dari input ragister dan immediate.

Digunakan juga melakukan instruksi logika NOT.

Perancangan : Nilai immediate juga berasal dari Constant Unit. 16 bit MSB-nya diisi

dengan nol. Kemudian digunakan gerbang NOR untuk nilai immediate

yang telah dirubah menjadi nilai 32 bit dan nilai dari *register*.

#### Shift Logical Right

Mnemonic : SLR

Operand : DA, RA, Imm Format : SLR DA, RA, Imm Operasi : DA ← sr(RA, Imm)

Tujuan : Menggeser RA ke kanan sebanyak lima bit LSB *immediate*.

Perancangan : Menggunakan barrel shifter maupun shifter biasa.

## Shift Logical Right Variable

Mnemonic : SLRV

Operand : DA, RA, RB

Format : SLRV DA, RA, RB Operasi : DA  $\leftarrow$  sr(RA, RB)

Tujuan : Menggeser RA ke kanan sebanyak lima bit LSB *register*.

Perancangan : Menggunakan barrel shifter maupun shifter biasa.

## Shift Logical Left

Mnemonic : SLL

Operand : DA, RA, Imm Format : SLL DA, RA, Imm Operasi : DA ← sl(RA, Imm)

Tujuan : Menggeser RA ke kiri sebanyak lima bit LSB *immediate*.

Perancangan : Menggunakan barrel shifter maupun shifter biasa.

#### Shift Logical Left Variable

Mnemonic : SLLV

Operand : DA, RA, RB

Format : SLLV DA, RA, RB Operasi : DA  $\leftarrow$  sl(RA, RB)

Tujuan : Menggeser RA ke kiri sebanyak lima bit LSB *register*. Perancangan : Menggunakan *barrel shifter* maupun *shifter* biasa.

## Shift Arithmetic Right

Mnemonic : SAR

Operand : DA, RA, Imm Format : SAR DA, RA, Imm Operasi : DA ← sar(RA, Imm)

Tujuan : Digunakan pada perancangan instruksi perkalian dengan algoritma

booth.

Perancangan : Menggunakan barrel shifter maupun shifter biasa.

#### Shift Arithmetic Right Variable

Mnemonic : SARV

Operand : DA, RA, RB

Format : SARV DA, RA, RB Operasi : DA ← sar(RA, RB)

Tujuan : Digunakan pada perancangan instruksi perkalian dengan algoritma

booth.

Perancangan : Menggunakan barrel shifter maupun shifter biasa.

## Load Upper Immediate

Mnemonic : LUI

Operand : RD, Imm Format : LUI RD, Imm

Operasi : RD  $\leftarrow$  Imm(15:0) || X"0000"

Tujuan : Memindahkan nilai immediate (16 bit LSB instuksi) ke 16 bit MSB

register yang dituju.

Perancangan : Menindahkan 16 bit LSB dari immediate ke dalam 16 bit MSB register

yang dituju, sedangkan 16 bit LSB register yang dituju diberikan nilai

0.

## Load Address

Mnemonic : LA
Operand : RD
Format : LA RD
Operasi : DA ← PC

Tujuan : Menyimpan nilai PC untuk instruksi berikutnya ke *register* yang dituju. Perancangan : Melewatkan nilai PC untuk instruksi berikutnya melalui *function unit* 

ke register tujuan dimana function unit hanya berfungsi melewatkan

atau melakukan operasi pass.

## Store Byte

Mnemonic : SB Operand : RA, RB Format : SB RA, RB

Operasi : DataMem[RA]  $\leftarrow$  RB

Tujuan : Menyimpan data sebesar satu *byte* dari sebuah *register* ke alamat yang

ditunjuk pada data memory.

Perancangan : Menggunakan MCO (Memory Control Out) untuk menangani cara

penyimpanannya. Alamat diambil dari bus A dan data dari bus B.

#### Store Half Word

Mnemonic : SH Operand : RA, RB Format : SH RA, RB

Operasi : Data $Mem[RA] \leftarrow RB$ 

Tujuan : Menyimpan data sebesar dua *byte* (setengah *word*) dari sebuah *register* 

ke alamat yang ditunjuk pada data memory.

Perancangan: Menggunakan MCO (Memory Control Out) untuk menangani cara

penyimpanannya. Alamat diambil dari bus A dan data dari bus B.

#### Store Word

Mnemonic : SW Operand : RA, RB Format : SW RA, RB

Operasi : Data $Mem[RA] \leftarrow RB$ 

Tujuan : Menyimpan data sebesar empat *byte* (satu *word*) dari sebuah *register* ke

alamat yang ditunjuk pada data memory.

Perancangan : Menggunakan MCO (Memory Control Out) untuk menangani cara

penyimpanannya. Alamat diambil dari bus A dan data dari bus B.

## Load Byte

Mnemonic : LB Operand : RD, RA Format : LB RD, RA

Operasi :  $RD \leftarrow DataMem[RA]$ 

Tujuan : Mengambil data sebesar satu *byte* dari alamat yang ditunjuk pada *data* 

*memory* kemudian disimpan pada *register* tujuan.

Perancangan: Menggunakan MCI (Memory Control In) untuk menangani cara

penyimpanannya. Alamat diambil dari bus A dan data langsung menuju

bus D.

## Load Half Word

Mnemonic : LH
Operand : RD, RA
Format : LH RD, RA

Operasi :  $RD \leftarrow DataMem[RA]$ 

Tujuan : Mengambil data sebesar dua byte (setengah word) dari alamat yang

ditunjuk pada *data memory* kemudian disimpan pada *register* tujuan.

Perancangan : Menggunakan MCI (Memory Control In) untuk menangani cara

penyimpanannya. Alamat diambil dari bus A dan data langsung menuju

bus D.

## Load Word

Mnemonic : LW Operand : RD, RA Format : LW RD, RA

Operasi :  $RD \leftarrow DataMem[RA]$ 

Tujuan : Mengambil data sebesar empat byte (satu word) dari alamat yang

ditunjuk pada *data memory* kemudian disimpan pada *register* tujuan.

Perancangan: Menggunakan MCI (Memory Control In) untuk menangani cara

penyimpanannya. Alamat diambil dari bus A dan data langsung menuju

bus D.

#### Set if Less Then

Mnemonic : SLT

Oerand : DA, RA, RB Format : SLT DA, RA, RB Operasi : if (RA < RB) then

DA ← X"00000001"

else

DA ← X"00000000"

Tujuan : SLT digunakan untuk menyimpan hasil perbandingan dua buah

register.

Deskripsi : Kedua *register* yang dibandingkan merupakan bilangan bertanda.

Perancangan : Melakukan pengurangan antara RA dengan RB kemudian hasil XOR

antara flag Overflow dan flag Negative ditaruh pada register tujuan.

#### Set if Less Then Immediate

Mnemonic : SLTI

Operand : DA, RA, Imm

Format : SLTI DA, RA, Imm Operasi : if (RA < Imm) then

DA ← X"00000001"

else

DA ← X''00000000"

Tujuan : SLT digunakan untuk menyimpan hasil perbandingan antara register

dengan nilai immediate.

Deskripsi : Jangkauan nilai *immediate* antara -32768 sampai dengan 32767.

Perancangan : Melakukan pengurangan antara RA dengan nilai immediate kemudian

hasil XOR antara *flag Overflow* dan *flag Negative* ditaruh pada *register* 

tujuan.

# Disable Interrupt

Mnemonic : DI Operand : -Format : DI

Operasi : E Int  $\leftarrow$  '0'

Tujuan : Tidak mengizinkan terjadinya *interrupt*.

Perancangan : Menggunakan interrupt control dimana disable interrupt terjadi

diketahui melalui nilai Opcode.

#### Enable Interrupt

Mnemonic : EI Operand : -Format : EI

Operasi : E Int ← '1'

Tujuan : Mengizinkan terjadinya *interrupt*.

Perancangan : Menggunakan interrupt control dimana enable interrupt terjadi

diketahui melalui nilai Opcode.

## Branch if Equal

Mnemonic : BE

Operand : RA, RB, Imm Format : BE RA, RB, Imm Operasi : if (RA = RB) then

PC ← PC + Target

else

 $PC \leftarrow PC + 1$ 

Tujuan : Melakukan percabangan relatif bersyarat jika RA sama dengan RB.
Deskripsi : Jangkauan instruksi yang dapat dicapai adalah 32767 instruksi ke atas

atau 32768 instruksi ke bawah.

Perancangan : Menggunakan komponen branch control dimana percabangan

dilakukan jika pengurangan menghasilkan nilai 1 untuk *flag Zero*.

## Branch if Higher

Mnemonic : BH

Operand : RA, RB, Imm Format : BH RA, RB, Imm

Operasi : if (RA(U) > RB(U)) then

PC ← PC + Target

else

 $PC \leftarrow PC + 1$ 

Tujuan : Melakukan percabangan relatif bersyarat jika RA lebih besar dari pada

RB dimana RA dan RB merupakan bilangan tidak bertanda.

Deskripsi : Jangkauan instruksi yang dapat dicapai adalah 32767 instruksi ke atas

atau 32768 instruksi ke bawah.

Perancangan : Menggunakan komponen branch control dimana percabangan

dilakukan jika pengurangan menghasilkan nilai 1 untuk flag Carry dan

0 untuk *flag Zero*.

## Branch if Higher Equal

Mnemonic : BHE

Operand : RA, RB, Imm Format : BHE RA, RB, Imm

Operasi : if  $(RA(U) \ge RB(U))$  then

PC ← PC + Target

else

 $PC \leftarrow PC + 1$ 

Tujuan : Melakukan percabangan relatif bersyarat jika RA lebih besar atau sama

dengan RB dimana RA dan RB merupakan bilangan tidak bertanda.

Deskripsi : Jangkauan instruksi yang dapat dicapai adalah 32767 instruksi ke atas

atau 32768 instruksi ke bawah.

Perancangan : Menggunakan komponen branch control dimana percabangan

dilakukan jika pengurangan menghasilkan nilai 1 untuk *flag Carry*.

#### **Branch if Greater**

Mnemonic : BG

Operand : RA, RB, Imm Format : BG RA, RB, Imm

Operasi : if (RA(S) > RB(S)) then

PC ← PC + Target

else

 $PC \leftarrow PC + 1$ 

Tujuan : Melakukan percabangan relatif bersyarat jika RA lebih besar dari pada

RB dimana RA dan RB merupakan bilangan bertanda (sign).

Deskripsi : Flag XNV merupakan XOR dari flag Negative dengan flag Overflow.

Jangkauan instruksi yang dapat dicapai adalah 32767 instruksi ke atas

atau 32768 instruksi ke bawah.

Perancangan : Menggunakan komponen branch control dimana percabangan

dilakukan jika pengurangan menghasilkan nilai 0 untuk flag XNV dan

flag Zero.

# Branch if Greater Equal

Mnemonic : BGE

Operand : RA, RB, Imm

Format : BGE RA, RB, Imm

Operasi : if  $(RA(S) \ge RB(S))$  then

PC ← PC + Target

else

 $PC \leftarrow PC + 1$ 

Tujuan : Melakukan percabangan relatif bersyarat jika RA lebih besar atau sama

dengan RB dimana RA dan RB merupakan bilangan bertanda (sign).

Deskripsi : Flag XNV merupakan XOR dari flag Negative dengan flag Overflow.

Jangkauan instruksi yang dapat dicapai adalah 32767 instruksi ke atas

atau 32768 instruksi ke bawah.

Perancangan : Menggunakan komponen branch control dimana percabangan

dilakukan jika pengurangan menghasilkan nilai 0 untuk flag XNV.

#### <u>Jump</u>

Mnemonic : JMP
Operand : Target
Format : JMP Target

Operasi :  $PC \leftarrow PC + Target$ 

Tujuan : Melakukan percabangan relatif tidak bersyarat.

Deskripsi : Jangkauan instruksi yang dapat dicapai adalah 33554431 instruksi ke

atas atau 33554432 instruksi ke bawah.

Perancangan : Menggunakan komponen branch control.

## Jump and Link

Mnemonic : JL
Operand : Target
Format : JL Target
Operasi : R31 ← PC + 1

PC ← PC + Target

Tujuan : Digunakan pada operasi pemanggilan prosedur.

Deskripsi : Jangkauan instruksi yang dapat dicapai adalah 33554431 instruksi ke

atas atau 33554432 instruksi ke bawah.

Perancangan: Menggunakan komponen branch control seperti pada instruksi jump

digabungkan dengan instruksi load address dimana R31 digunakan

sebagai register tujuan.

## Jump Register

Mnemonic : JR
Operand : RB
Format : JR RB
Operasi : PC ← RB

Tujuan : Digunakan pada operasi kembali dari prosedur.

Deskripsi : Jangkauan percabangan dapat mengapai seluruh memori instruksi.

Perancangan: Menggunakan komponen branch control dimana nilai PC diambil dari

nilai register yang melalui JRA (bus B).

## Jump Register and Link

Mnemonic : JRL
Operand : RB
Format : JRL RB
Operasi : R31 ← PC

PC ← RB

Tujuan : Digunakan pada operasi pemanggilan prosedur.

Deskripsi : Jangkauan percabangan dapat mengapai seluruh memori instruksi.

Perancangan : Menggunakan komponen branch control seperti pada instruksi jump


register digabungkan dengan instruksi load address dimana R31

digunakan sebagai register tujuan.

## **Program VHDL**

## **Listing Komponen Prosesor RISC**


```
Register 32-bit Asynchronous Reset Synchronous Enable Negatif Edge
Clock
Nama File
                  reg1x32RE 1.vhd
Hirarki
            :
                  # reg1x32RE 1
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity reg1x32RE 1 is
    Port ( reg in : in std logic vector(31 downto 0);
           reg_out : out std_logic_vector(31 downto 0);
           ENABLE : in std logic;
           CLK : in std logic;
           RESET : in std logic);
end reg1x32RE 1;
architecture Behavioral of reg1x32RE 1 is
begin
      process(CLK, RESET, ENABLE) begin
            if(RESET = '1') then
                  reg out <= X"00000000";</pre>
            elsif(CLK'EVENT and CLK = '0') then
                  if(ENABLE = '1') then
                         Reg Out <= Reg In;</pre>
                  end if;
            end if;
      end process;
end Behavioral;
Simbol
```



## Decoder 5 to 32 : dec5 32.vhd Nama File # dec 5 32 Hirarki : Program library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity dec5 32 is Port ( DA : in std logic vector(4 downto 0); RS: out std logic vector(31 downto 0)); end dec5 32; architecture Behavioral of dec5 32 is begin DEC D : process(DA) begin (DA = "00000") then RS $\leq X"00000001"$ ; elsif(DA = "00001") then RS <= X"00000002"; elsif(DA = "00010") then RS <= X"00000004"; elsif(DA = "00011") then RS <= X"00000008"; elsif(DA = "00100") then RS <= X"00000010"; elsif(DA = "00101") then RS <= X"00000020"; elsif(DA = "00110") then RS $\leq$ X"00000040"; elsif(DA = "00111") then RS $\leq$ X"00000080"; elsif(DA = "01000") then RS <= X"00000100"; elsif(DA = "01001") then RS <= X"00000200"; elsif(DA = "01010") then RS <= X"00000400"; elsif(DA = "01011") then RS <= X"00000800"; elsif(DA = "01100") then RS <= X"00001000"; elsif(DA = "01101") then RS <= X"00002000"; elsif(DA = "01110") then RS <= X"00004000"; elsif(DA = "01111") then RS <= X"00008000"; elsif(DA = "10000") then RS <= X"00010000"; elsif(DA = "10001") then RS <= X"00020000"; elsif(DA = "10010") then RS $\leq$ X"00040000"; elsif(DA = "10011") then RS <= X"00080000"; elsif(DA = "10100") then RS <= X"00100000"; elsif(DA = "10101") then RS $\leq$ X"00200000"; elsif(DA = "10110") then RS <= X"00400000"; elsif(DA = "10111") then RS <= X"00800000"; elsif(DA = "11000") then RS <= X"01000000"; elsif(DA = "11001") then RS <= X"02000000"; elsif(DA = "11010") then RS <= X"04000000";elsif(DA = "11011") then RS <= X"08000000"; elsif(DA = "11100") then RS <= X"10000000"; elsif(DA = "11101") then RS $\leq$ X"20000000"; elsif(DA = "11110") then RS $\leq$ X"40000000"; RS <= X"80000000"; else end if; end process DEC D; end Behavioral;

Simbol :

Simbol



```
Load 32 bit
                  load32.vhd
Nama File
Hierarchy
            :
                  # load 32
                  +-> # dec 5 32
                  Memilih register yang akan ditulis
Fungsi
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity load32 is
    Port ( LD : in std logic;
           DA : in std_logic_vector(4 downto 0);
           Load : out std logic vector(31 downto 0));
end load32;
architecture Behavioral of load32 is
      component dec5 32
            Port( DA : in std_logic_vector(4 downto 0);
                  RS : out std_logic_vector(31 downto 0));
      end component;
      signal RS : std logic vector(31 downto 0);
begin
      decoder : dec5_32 port map (DA=>DA, RS=>RS);
      process(LD, RS) begin
            for i in 31 downto 0 loop
                  Load(i) <= LD AND RS(i);
            end loop;
      end process;
end Behavioral;
```


load32

LD Load(31:0)

DA(4:0)

#### Multiplexer 32 input 32 bit

```
Nama File
            :
                 mux32x32.vhd
                 # mux32x32
Hierarchy :
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity mux32x32 is
   Port (A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13,
          A14, A15, A16, A17, A18, A19, A20, A21, A22, A23, A24, A25,
          A26, A27, A28, A29, A30, A31 :
          in std logic vector(31 downto 0);
          Sel : in std logic vector(4 downto 0);
          Z : out std logic vector(31 downto 0));
end mux32x32;
architecture Behavioral of mux32x32 is
begin
   process (Sel, A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12,
           A13, A14, A15, A16, A17, A18, A19, A20, A21, A22, A23, A24,
           A25, A26, A27, A28, A29, A30, A31) begin
           (sel = "00000") then Z <= A0;
      elsif(sel = "00001") then Z \leq A1;
      elsif(sel = "00010") then Z \le A2;
      elsif(sel = "00011") then Z \le A3;
      elsif(sel = "00100") then Z \le A4;
      elsif(sel = "00101") then Z \le A5;
      elsif(sel = "00110") then Z \le A6;
      elsif(sel = "00111") then Z \le A7;
      elsif(sel = "01000") then Z \le A8;
      elsif(sel = "01001") then Z \le A9;
      elsif(sel = "01010") then Z \le A10;
      elsif(sel = "01011") then Z \le A11;
      elsif(sel = "01100") then Z \le A12;
      elsif(sel = "01101") then Z \le A13;
      elsif(sel = "01110") then Z \le A14;
      elsif(sel = "01111") then Z \leq A15;
      elsif(sel = "10000") then Z \le A16;
      elsif(sel = "10001") then Z \le A17;
      elsif(sel = "10010") then Z \le A18;
      elsif(sel = "10011") then Z \le A19;
      elsif(sel = "10100") then Z \le A20;
      elsif(sel = "10101") then Z \leq A21;
      elsif(sel = "10110") then Z \le A22;
      elsif(sel = "10111") then Z \le A23;
      elsif(sel = "11000") then Z \le A24;
      elsif(sel = "11001") then Z \le A25;
      elsif(sel = "11010") then Z \le A26;
      elsif(sel = "11011") then Z \le A27;
      elsif(sel = "11100") then Z \le A28;
      elsif(sel = "11101") then Z \le A29;
```



## Register File 32x32-bit dengan Flip-flop


```
Nama File
            :
                  register file FF.vhd
Hirarki
            :
                  # register file FF
                  +-> # load32
                      +-> # dec5 32
                  +-> # mux32x32
                  +-> # reg1x32RE 1
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity register file FF is
   Port ( D data : in std logic vector(31 downto 0);
          DA, AA, BA: in std logic vector(4 downto 0);
          LD, RESET, CLK : in std logic;
          A_data, B_data : out std_logic_vector(31 downto 0));
end register file FF;
```

```
architecture Behavioral of register file FF is
   component mux32x32
      Port ( A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12,
             A13, A14, A15, A16, A17, A18, A19, A20, A21, A22, A23,
             A24, A25, A26, A27, A28, A29, A30, A31 :
             in std logic vector(31 downto 0);
             Sel : in std logic_vector(4 downto 0);
             Z : out std logic vector(31 downto 0));
   end component;
   component load32
      Port (LD: in std logic;
             DA : in std logic vector(4 downto 0);
             Load : out std logic vector(31 downto 0));
   end component;
   component reg1x32RE 1
      Port ( Reg In : in std logic vector(31 downto 0);
             Reg Out : out std logic vector(31 downto 0);
             ENABLE, CLK, RESET : in std logic);
   end component;
   signal R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13,
          R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25,
          R26, R27, R28, R29, R30, R31 : std logic vector(31 downto 0);
   signal Load: std logic vector (31 downto 0);
begin
   R0 <= X"0000000";
   mult 1 : mux32x32 port map (A0=>R0, A1=>R1, A2=>R2, A3=>R3, A4=>R4,
            A5=>R5, A6=>R6, A7=>R7, A8=>R8, A9=>R9, A10=>R10, A11=>R11,
            A12=>R12, A13=>R13, A14=>R14, A15=>R15, A16=>R16, A17=>R17,
            A18=>R18, A19=>R19, A20=>R20, A21=>R21, A22=>R22, A23=>R23,
            A24=>R24, A25=>R25, A26=>R26, A27=>R27, A28=>R28, A29=>R29,
            A30 = > R30, A31 = > R31, Sel = > AA, Z = > A data);
   mult 2 : mux32x32 port map (A0=>R0, A1=>R1, A2=>R2, A3=>R3, A4=>R4,
            A5=>R5, A6=>R6, A7=>R7, A8=>R8, A9=>R9, A10=>R10, A11=>R11,
            A12=>R12, A13=>R13, A14=>R14, A15=>R15, A16=>R16, A17=>R17,
            A18=>R18, A19=>R19, A20=>R20, A21=>R21, A22=>R22, A23=>R23,
            A24=>R24, A25=>R25, A26=>R26, A27=>R27, A28=>R28, A29=>R29,
            A30=>R30, A31=>R31, Sel=>BA, Z=>B data);
   load map : load32 port map (LD=>LD, DA=>DA, Load=>Load);
   reg 32 1 :
              reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R1,
               ENABLE=>Load(1), CLK=>CLK, RESET=>RESET);
               reg1x32RE_1 port map (Reg_In=>D_data, Reg_Out=>R2,
   reg 32 2 :
               ENABLE=>Load(2), CLK=>CLK, RESET=>RESET);
   reg 32 3 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R3,
               ENABLE=>Load(3), CLK=>CLK, RESET=>RESET);
   reg 32 4 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R4,
               ENABLE=>Load(4), CLK=>CLK, RESET=>RESET);
```

```
reg 32 5 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R5,
           ENABLE=>Load(5), CLK=>CLK, RESET=>RESET);
reg 32 6 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R6,
           ENABLE=>Load(6), CLK=>CLK, RESET=>RESET);
reg_32_7 : reg1x32RE_1 port map (Reg_In=>D_data, Reg_Out=>R7,
           ENABLE=>Load(7), CLK=>CLK, RESET=>RESET);
reg 32 8 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R8,
           ENABLE=>Load(8), CLK=>CLK, RESET=>RESET);
reg 32 9 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R9,
           ENABLE=>Load(9), CLK=>CLK, RESET=>RESET);
reg 32 10 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R10,
           ENABLE=>Load(10), CLK=>CLK, RESET=>RESET);
reg 32 11 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R11,
           ENABLE=>Load(11), CLK=>CLK, RESET=>RESET);
reg 32 12 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R12,
            ENABLE=>Load(12), CLK=>CLK, RESET=>RESET);
reg 32 13 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R13,
            ENABLE=>Load(13), CLK=>CLK, RESET=>RESET);
reg 32 14 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R14,
           ENABLE=>Load(14), CLK=>CLK, RESET=>RESET);
reg 32 15 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R15,
           ENABLE=>Load(15), CLK=>CLK, RESET=>RESET);
reg 32 16 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R16,
           ENABLE=>Load(16), CLK=>CLK, RESET=>RESET);
reg 32 17 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R17,
           ENABLE=>Load(17), CLK=>CLK, RESET=>RESET);
reg_32_18 : reg1x32RE_1 port map (Reg In=>D data, Reg Out=>R18,
           ENABLE=>Load(18), CLK=>CLK, RESET=>RESET);
reg 32 19 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R19,
           ENABLE=>Load(19), CLK=>CLK, RESET=>RESET);
reg 32 20 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R20,
            ENABLE=>Load(20), CLK=>CLK, RESET=>RESET);
reg 32 21 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R21,
           ENABLE=>Load(21), CLK=>CLK, RESET=>RESET);
reg 32 22 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R22,
           ENABLE=>Load(22), CLK=>CLK, RESET=>RESET);
reg 32 23 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R23,
           ENABLE=>Load(23), CLK=>CLK, RESET=>RESET);
reg 32 24 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R24,
           ENABLE=>Load(24), CLK=>CLK, RESET=>RESET);
reg 32 25 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R25,
           ENABLE=>Load(25), CLK=>CLK, RESET=>RESET);
reg 32 26 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R26,
            ENABLE=>Load(26), CLK=>CLK, RESET=>RESET);
reg 32 27 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R27,
            ENABLE=>Load(27), CLK=>CLK, RESET=>RESET);
reg 32 28 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R28,
           ENABLE=>Load(28), CLK=>CLK, RESET=>RESET);
reg 32 29 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R29,
           ENABLE=>Load(29), CLK=>CLK, RESET=>RESET);
reg 32 30 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R30,
           ENABLE=>Load(30), CLK=>CLK, RESET=>RESET);
reg 32 31 : reg1x32RE 1 port map (Reg In=>D data, Reg Out=>R31,
           ENABLE=>Load(31), CLK=>CLK, RESET=>RESET);
```

end Behavioral;

Simbol :



### Register File 32x32-bit dengan DP RAM

```
register file DPRAM.vhd
Nama File
            :
                  # register file DPRAM
Hirarki
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Register File DPRAM is
   port ( AA, BA, DA : in STD_LOGIC_vector(4 downto 0);
          D Data : in std logic vector(31 downto 0);
          CLK, LD : in STD LOGIC;
          A Data, B Data : out STD LOGIC vector(31 downto 0)
        );
end Register File DPRAM;
architecture Behavioral of Register File DPRAM is
   component RAM16X1D 1
      generic (INIT: bit vector := X"16");
      port ( DPO : out STD ULOGIC;
             SPO : out STD ULOGIC;
             A0 : in STD ULOGIC;
             A1 : in STD ULOGIC;
             A2 : in STD ULOGIC;
             A3 : in STD ULOGIC;
             D : in STD ULOGIC;
             DPRA0 : in STD ULOGIC;
             DPRA1 : in STD ULOGIC;
             DPRA2 : in STD_ULOGIC;
             DPRA3 : in STD ULOGIC;
             WCLK: in STD ULOGIC;
             WE : in STD ULOGIC);
```

```
end component;
    signal LDO, LD1 : std logic;
    signal A Data tmp0, A Data tmp1, B Data tmp0, B Data tmp1:
             std logic vector(31 downto 0);
begin
    LD0 \le LD AND (NOT DA(4));
    LD1 \le LD AND DA(4);
    RAM16X1D 1 16A 0 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO \Rightarrow A Data tmp0(0), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
       A3 = DA(3), D = DA(0), DPRA0 = AA(0), DPRA1 = AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 1 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO \Rightarrow A Data tmp0(1), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(1), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
    RAM16X1D 1 16A 2 : RAM16X1D_1 generic map (INIT => X"16") port map
        (DPO => A Data tmp0(2), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 => DA(3), D => D Data(2), DPRA0 => AA(0), DPRA1 => AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 3 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO => A Data tmp0(3), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(3), DPRAO \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 4 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO => A Data tmp0(4), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(4), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 5 : RAM16X1D 1 generic map (INIT \Rightarrow X"16") port map
        (DPO => A Data tmp0(5), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(5), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 6 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO \Rightarrow A Data tmp0(6), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(6), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 7 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO \Rightarrow A Data tmp0(7), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
       A3 = DA(3), D = Data(7), DPRA0 = AA(0), DPRA1 = AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 8 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO => A Data tmp0(8), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D_Data(8), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 9 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO \Rightarrow A Data tmp0(9), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(9), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
    RAM16X1D 1 16A 10 : RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO => A Data tmp0(10), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 => DA(3), D => D Data(10), DPRA0 => AA(0), DPRA1 => AA(1),
       DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
    RAM16X1D 1 16A 11: RAM16X1D 1 generic map (INIT => X"16") port map
        (DPO \Rightarrow A_Data_tmp0(11), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(1), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 12 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(12), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(12), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16A 13 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(13), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(13), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 14 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(14), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(14), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 15: RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(15), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(15), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 16 : RAM16X1D_1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(16), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = D Data(16), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 17 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(17), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(17), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16A 18 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp0(18), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 = DA(3), D = DA(18), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 19 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A_Data_tmp0(19), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(19), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 20 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(20), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D_Data(20), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 21 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(21), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(21), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 22 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(22), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = DA(22), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 23 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(23), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = D Data(23), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 24 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp0(24), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(24), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 25 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(25), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(25), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
```

```
DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 26 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp0(26), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(26), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 27 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(27), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = Data(27), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 28 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(28), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = D Data(28), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 29: RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(29), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(29), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 30 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(30), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(30), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16A 31 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp0(31), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(31), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 32A 0 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp1(0), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 = DA(3), D = DA(0), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 1 : RAM16X1D 1 generic map (INIT \Rightarrow X"16") port map
    (DPO \Rightarrow A_Data_tmp1(1), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D_Data(1), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 2 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A_Data_tmp1(2), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D_Data(2), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 3 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp1(3), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(3), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 4 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A\_Data\_tmp1(4), \overline{AO} \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D_Data(4), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 5 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(5), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(5), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 6 : RAM16X1D 1 generic map (INIT \Rightarrow X"16") port map
    (DPO => A Data tmp1(6), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(6), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 7 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(7), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(3), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 8 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(8), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(8), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 9 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(9), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D_Data(9), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 10 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(10), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(10), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 11 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(11), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(11), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 12 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(12), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(12), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 13 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(13), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(13), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 14 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(14), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = DA(1), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 15 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A\_Data\_tmp1(15), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(15), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 16: RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(16), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(16), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 17 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp1(17), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 => DA(3), D => D Data(17), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 18 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(18), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(18), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 19 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(19), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(19), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 20 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => A Data tmp1(20), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(20), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 21 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(21), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(21), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 22 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(22), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(22), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 23 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(23), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(23), DPRAO \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 24 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(24), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 => DA(3), D => D Data(24), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 25 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(25), AO \Rightarrow DA(O), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(25), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 26 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(26), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = D Data(26), DPRA0 => AA(0), DPRA1 => AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 27 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(27), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(27), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 28 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(28), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = DA(28), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 29 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A_Data_tmp1(29), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(29), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 30 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(30), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(30), DPRA0 \Rightarrow AA(0), DPRA1 \Rightarrow AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32A 31 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow A Data tmp1(31), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
    A3 = DA(3), D = DA(3), DPRA0 = AA(0), DPRA1 = AA(1),
    DPRA2 \Rightarrow AA(2), DPRA3 \Rightarrow AA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 16B 0 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(0), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D_Data(0), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
    DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 1 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(1), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(1), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
    DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 2 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(2), A0 => DA(0), A1 => DA(1), A2 => DA(2),
    A3 \Rightarrow DA(3), D \Rightarrow D Data(2), DPRAO \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
    DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 3 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B_Data_tmp0(3), \overline{AO} \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(3), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO;
RAM16X1D 1 16B 4 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(4), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(4), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 5 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(5), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D_Data(5), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 6 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(6), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(6), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 7 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(7), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(7), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 8 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(8), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 => DA(3), D => D Data(8), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 9 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(9), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(9), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 => BA(2), DPRA3 => BA(3), WCLK => CLK, WE => LD0);
RAM16X1D 1 16B 10 : RAM16X1D 1 generic map (INIT => X"16") port map
   (DPO \Rightarrow B Data tmp0(10), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 = DA(3), D = DA(10), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 11 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B_Data_tmp0(11), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(11), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 => BA(2), DPRA3 => BA(3), WCLK => CLK, WE => LD0);
RAM16X1D 1 16B 12: RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(12), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(12), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 13 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(13), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(13), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 14 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(14), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = DA(4), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 15 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(15), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(15), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 16 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(16), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(16), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 => BA(2), DPRA3 => BA(3), WCLK => CLK, WE => LD0);
RAM16X1D 1 16B 17 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(17), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```


```
A3 = DA(3), D = DA(1), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 18 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(18), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(18), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 19 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(19), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(19), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 20 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(20), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(20), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 21: RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(21), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(21), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 22 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(22), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 => DA(3), D => D Data(22), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 23 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(23), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = D Data(23), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 24 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(24), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = DA(24), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 25 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B_Data_tmp0(25), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 => DA(3), D => D Data(25), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 => BA(2), DPRA3 => BA(3), WCLK => CLK, WE => LD0);
RAM16X1D 1 16B 26: RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(26), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(26), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 27 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(27), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = DA(27), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 28 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(28), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 = DA(3), D = DA(28), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 16B 29 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(29), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = D Data(29), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD0;
RAM16X1D 1 16B 30 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp0(30), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(30), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 => BA(2), DPRA3 => BA(3), WCLK => CLK, WE => LD0);
RAM16X1D 1 16B 31 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp0(31), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(3), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LDO);
RAM16X1D 1 32B 0 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(0), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(0), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 1 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(1), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(1), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 2 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(2), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = DA(2), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 3 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(3), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(3), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 4 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(4), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(4), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 5 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(5), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(5), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 6 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(6), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(6), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 7 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(7), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(7), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 8 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(8), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(8), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 9 : RAM16X1D 1 generic map (INIT => X"16") port map
   (DPO => B Data tmp1(9), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = Data(9), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1);
RAM16X1D 1 32B 10 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(10), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(10), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 11 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(11), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(11), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 12 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(12), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(12), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 13 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B_Data_tmp1(13), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(3), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 14 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(14), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(14), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 15 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(15), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(15), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 16 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(16), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(16), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 17 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(17), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(17), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 18 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(18), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 = DA(3), D = D Data(18), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 19 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(19), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = D Data(19), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 20 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(20), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 = DA(3), D = DA(20), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 21 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B_Data_tmp1(21), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(21), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 22 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(22), A0 \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 \Rightarrow DA(\overline{3}), D \Rightarrow D Data(22), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 23 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(23), AO => DA(O), A1 => DA(1), A2 => DA(2),
   A3 => DA(3), D => D Data(23), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 24 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(24), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
   A3 = DA(3), D = DA(24), DPRA0 = BA(0), DPRA1 = BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 25 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(25), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 = DA(3), D = D Data(25), DPRA0 => BA(0), DPRA1 => BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 26 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO => B Data tmp1(26), A0 => DA(0), A1 => DA(1), A2 => DA(2),
   A3 \Rightarrow DA(3), D \Rightarrow D Data(26), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
   DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
RAM16X1D 1 32B 27 : RAM16X1D 1 generic map (INIT => X"16") port map
    (DPO \Rightarrow B Data tmp1(27), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
```

```
A3 = DA(3), D = DA(27), DPRA0 = BA(0), DPRA1 = BA(1),
       DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
   RAM16X1D 1 32B 28 : RAM16X1D 1 generic map (INIT => X"16") port map
       (DPO => B Data tmp1(28), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 => DA(3), D => D Data(28), DPRA0 => BA(0), DPRA1 => BA(1),
       DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
   RAM16X1D 1 32B 29 : RAM16X1D 1 generic map (INIT => X"16") port map
       (DPO \Rightarrow B Data tmp1(29), AO \Rightarrow DA(0), A1 \Rightarrow DA(1), A2 \Rightarrow DA(2),
       A3 = DA(3), D = D Data(29), DPRA0 => BA(0), DPRA1 => BA(1),
       DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
   RAM16X1D 1 32B 30 : RAM16X1D 1 generic map (INIT => X"16") port map
       (DPO => B Data tmp1(30), A0 => DA(0), A1 => DA(1), A2 => DA(2),
       A3 => DA(3), D => D Data(30), DPRA0 => BA(0), DPRA1 => BA(1),
       DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
   RAM16X1D 1 32B 31 : RAM16X1D 1 generic map (INIT => X"16") port map
       (DPO => B Data tmp1(31), AO => DA(0), A1 => DA(1), A2 => DA(2),
       A3 \Rightarrow DA(3), D \Rightarrow D Data(31), DPRA0 \Rightarrow BA(0), DPRA1 \Rightarrow BA(1),
       DPRA2 \Rightarrow BA(2), DPRA3 \Rightarrow BA(3), WCLK \Rightarrow CLK, WE \Rightarrow LD1;
   process(AA(4), BA(4), A Data tmp0, A Data tmp1, B Data tmp0,
             B Data tmp1) begin
       if(AA = "00000") then
          A Data <= X"00000000";
       else
          if(AA(4) = '0') then
             A Data <= A Data_tmp0;
          else
             A Data <= A Data tmp1;
           end if;
       end if;
       if(BA = "00000") then
          B Data <= X"00000000";</pre>
       else
          if(BA(4) = '0') then
             B_Data <= B_Data_tmp0;</pre>
           else
              B Data <= B Data tmp1;</pre>
          end if;
       end if;
   end process;
end Behavioral;
Simbol
```


# register\_file\_dpram



#### Constant Unit

```
Nama File
                  Constant Unit.vhd
            :
                  # Constant_Unit
Konversi 16 bit ke 32 bit
Hirarki
            :
Fungsi
                     CS
                          Operation
                     0
                           X"0000" || IR(15:0)
                     1
                           IR(15) || IR(15:0)
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Const Unit is
    Port ( Imm : in std logic vector(15 downto 0);
           CS : in std logic;
           Const : out std logic vector(31 downto 0));
end Const Unit;
architecture Behavioral of Const Unit is
begin
      Const(15 downto 0) <= Imm(15 downto 0);</pre>
      process (CS, Imm) begin
            if (CS = '0') then
                   Const(31 downto 16) <= X"0000";
            else
                   for i in 31 downto 16 loop
                         Const(i) \le Imm(15);
                   end loop;
            end if;
      end process;
```


```
end Behavioral;
Simbol :
```



#### Register File Gabungan

```
Register File Gab.vhd
Nama File
            :
Hirarki
                  # register file gab
                  +-> # const unit
                  +-> # register file DPRAM
                  Terdiri dari Register File, Constant Unit, MUX A, dan
Fungsi
                  MUX B
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Register File Gab is
    Port( D data, PC 1 : in std logic vector(31 downto 0);
          Imm : in std logic vector(15 downto 0);
          AA, BA, DA : in std_logic_vector(4 downto 0);
          MA, MB, CS, LD, CLK : in std_logic;
          Bus A, Bus B : out std logic vector(31 downto 0));
end Register File Gab;
architecture Behavioral of Register File Gab is
      component Register File DPRAM
            Port( D_data : in std_logic_vector(31 downto 0);
                  DA, AA, BA: in std logic vector(4 downto 0);
                  LD, CLK : in std logic;
                  A data, B data : out std logic vector(31 downto 0));
      end component;
      component Const Unit
            Port( Imm : in std logic vector(15 downto 0);
                  CS : in std logic;
                  Const : out std logic vector(31 downto 0));
      end component;
      signal A data, B data, Const : std logic vector(31 downto 0);
begin
```

```
register file PM : Register File DPRAM port map (D data=>D data,
                         DA=>DA, AA=>AA, BA=>BA, LD=>LD, CLK=>CLK,
                         A data=>A data, B data=>B data);
      constant unit : Const Unit port map (Imm=>Imm, CS=>CS,
                      Const=>Const);
      MUX A : process(MA, PC 1, A data) begin
                 (MA = '0') then
                  Bus A <= A data;
            else
                  BUS_A <= PC_1;
            end if;
      end process;
      MUX_B : process(MB, Const, B_data) begin
            if
                  (MB = '0') then
                  Bus B <= B data;
            else
                  BUS B <= Const;
            end if;
      end process;
end Behavioral;
Simbol
```



Register File Gabungan untuk Data Forwarding

Nama File : Register\_File\_Gab\_DF.vhd

```
Hirarki :
                # register file gab DF
                  +-> # const unit
                  +-> # register file DPRAM
                  Terdiri dari Register File, Constant Unit, MUX A, dan
Fungsi
                  MUX B untuk Data Forwarding
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Register File Gab DF is
    Port( D_data, D_data_DF, PC_1 : in std_logic_vector(31 downto 0);
          Imm : in std_logic_vector(15 downto 0);
          AA, BA, DA : in std_logic_vector(4 downto 0);
          MA, MB, HA, HB, CS, LD, CLK : in std logic;
          Bus A, Bus B : out std logic vector(31 downto 0));
end Register File Gab DF;
architecture Behavioral of Register File Gab DF is
      component Register File DPRAM
            Port( D data : in std logic vector(31 downto 0);
                  DA, AA, BA: in std logic vector(4 downto 0);
                  LD, CLK: in std logic;
                  A data, B data : out std logic vector(31 downto 0));
      end component;
      component Const Unit
            Port( Imm : in std logic vector(15 downto 0);
                  CS : in std logic;
                  Const : out std logic vector(31 downto 0));
      end component;
      signal A data, B data, Const : std logic vector(31 downto 0);
      signal MAtmp, MBtmp : std logic vector(1 downto 0);
begin
      register file PM: Register File DPRAM port map (D data=>D data,
                         DA=>DA, AA=>AA, BA=>BA, LD=>LD, CLK=>CLK,
                         A_data=>A_data, B_data=>B_data);
      constant_unit : Const_Unit port map (Imm=>Imm, CS=>CS,
                      Const=>Const);
      MAtmp <= HA & MA;
      MBtmp <= HB & MB;
      MUX A : process(MAtmp, PC 1, A data, D data DF) begin
                  (MAtmp = "00") then
                  Bus A <= A data;
            elsif (MAtmp = "01") then
                  Bus A <= PC 1;
            else
```

```
BUS_A <= D_data_DF;
end if;
end process;

MUX_B : process(MBtmp, Const, B_data, D_data_DF) begin
    if (MBtmp = "00") then
        Bus_B <= B_data;
elsif (MBtmp = "01") then
        Bus_B <= Const;
else
        BUS_B <= D_data_DF;
end if;
end process;

end Behavioral;

Simbol :</pre>
```

# register\_file\_gab\_df MA Bus\_A(31:0) -мв -l на ∤нв. -lcs LD - CLK D\_data(31:0) D\_data\_DF(31:0) PC\_1(31:0) lmm(15:0) ∃ AA(4:0) BA(4:0) DA(4:0) Bus\_B(31:0)

#### Half Adder

Nama File : half\_adder.vhd
Hirarki : # half\_adder
Fungsi : Penjumlahan 1 bit

Program :

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity half_adder is
    Port ( A, B : in std_logic;
        Sum, Cout : out std_logic);
end half_adder;


architecture Behavioral of half_adder is

begin

Sum <= A XOR B;
    Cout <= A AND B;

end Behavioral;


Simbol :</pre>
```



#### Full Adder

```
Nama File
                  full adder.vhd
Hirarki
            :
                  # full adder
                  +-> # half adder
                  Penjumlahan 1 bit
Fungsi
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity full adder is
    Port ( A, B, Cin : in std logic;
           Sum, Cout : out std logic);
end full adder;
architecture Behavioral of full adder is
      component half adder
            port ( A, B : in std logic;
                  Sum, Cout : out std logic);
      end component;
      signal SumH1, CoutH1, CoutH2 : std logic;
```

```
begin
    HA1 : half_adder port map (A, B, SumH1, CoutH1);
    HA2 : half_adder port map (SumH1, Cin, Sum, CoutH2);
    Cout <= CoutH2 OR CoutH1;
end Behavioral;
Simbol :</pre>
```




#### Ripple Carry Adder 32 bit

```
Nama File
            :
                  adder32 rc.vhd
Hirarki
            :
                  # adder32 rc
                  +-> # full adder
                      +-> # half adder
                  Penjumlahan 32 bit
Fungsi
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Adder32 rc is
    Port (A, \overline{B}: in std logic vector(31 downto 0);
           Cin : in std_logic;
           Sum : out std logic vector(31 downto 0);
           Cout : out std logic);
end Adder32 rc;
architecture Behavioral of Adder32 rc is
      component full adder
            port( A, B, Cin : in std_logic;
                  Sum, Cout : out std logic);
      end component;
      signal C : std logic vector( 31 downto 1);
begin
      FA1 : full adder port map (A(0), B(0), Cin,
                                                       Sum(0), C(1));
                                                       Sum(1),
      FA2 : full adder port map (A(1),
                                        B(1), C(1),
                                                                C(2));
      FA3 : full adder port map (A(2), B(2), C(2),
                                                       Sum(2),
                                                                C(3));
      FA4 : full adder port map (A(3), B(3), C(3),
                                                       Sum(3),
                                                                C(4));
      FA5 : full_adder port map (A(4), B(4), C(4),
                                                       Sum(4),
                                                               C(5));
```

```
: full adder port map (A(5), B(5), C(5),
                                                Sum(5),
    : full adder port map (A(6), B(6), C(6), Sum(6),
                                                         C(7));
    : full adder port map (A(7), B(7), C(7), Sum(7),
                                                         C(8));
FA8
                                  B(8), C(8),
                                               Sum(8),
    : full adder port map (A(8),
                                                         C(9));
FA10 : full_adder port map (A(9), B(9), C(9), Sum(9),
                                                         C(10));
FA11 : full adder port map (A(10), B(10), C(10), Sum(10), C(11));
FA12 : full adder port map (A(11), B(11), C(11), Sum(11), C(12));
FA13: full adder port map (A(12), B(12), C(12), Sum(12), C(13));
FA14 : full adder port map (A(13), B(13), C(13), Sum(13), C(14));
FA15: full adder port map (A(14), B(14), C(14), Sum(14), C(15));
FA16: full adder port map (A(15), B(15), C(15), Sum(15), C(16));
FA17: full adder port map (A(16), B(16), C(16), Sum(16), C(17));
FA18 : full adder port map (A(17), B(17), C(17), Sum(17), C(18));
FA19: full adder port map (A(18), B(18), C(18), Sum(18), C(19));
FA20: full adder port map (A(19), B(19), C(19), Sum(19), C(20));
FA21 : full adder port map (A(20), B(20), C(20), Sum(20), C(21));
FA22 : full adder port map (A(21), B(21), C(21), Sum(21), C(22));
FA23 : full_adder port map (A(22), B(22), C(22), Sum(22), C(23));
FA24 : full adder port map (A(23), B(23), C(23), Sum(23), C(24));
FA25 : full adder port map (A(24), B(24), C(24), Sum(24), C(25));
FA26: full adder port map (A(25), B(25), C(25), Sum(25), C(26));
FA27 : full adder port map (A(26), B(26), C(26), Sum(26), C(27));
FA28 : full adder port map (A(27), B(27), C(27), Sum(27), C(28));
FA29: full adder port map (A(28), B(28), C(28), Sum(28), C(29));
FA30 : full adder port map (A(29), B(29), C(29), Sum(29), C(30));
FA31: full adder port map (A(30), B(30), C(30), Sum(30), C(31));
FA32: full adder port map (A(31), B(31), C(31), Sum(31), Cout);
```

### end Behavioral;

## Simbol :



## Partial Full Adder

```
Nama File : PFA.vhd
Hirarki : # PFA
Program :

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity PFA is
    Port ( A, B, C : in std_logic;
    S, G : out std_logic;
```

```
P: inout std_logic);
end PFA;


architecture Behavioral of PFA is

begin

   P <= B XOR A;
   S <= P XOR C;
   G <= A AND B;

end Behavioral;

Simbol :</pre>
```



# Carry Lookahead Adder 32 bit

begin

```
Nama File
                  adder32 cl.vhd
Hirarki
            :
                  # adder32 cl
Fungsi
                  Penjumlahan 32 bit
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity adder32 cl is
    Port (A, \overline{B}: in std logic vector(31 downto 0);
         Cin : in std logic;
         Sum : out std logic vector(31 downto 0);
         Cout : out std logic);
end adder32 cl;
architecture Behavioral of adder32_cl is
      component PFA
            port ( A, B, C : in std logic;
                  S, G : out std logic;
                  P : inout std logic);
      end component;
      signal C : std logic vector(31 downto 1);
      signal G : std logic vector(31 downto 0);
      signal P : std logic vector(31 downto 0);
```

```
: PFA port map (A(0), B(0), Cin,
                                                                                       Sum(0),
                                                                                                         G(0),
                                                                                                                       P(0));
            : PFA port map (A(1), B(1), C(1),
PFA1
                                                                                       Sum(1),
                                                                                                         G(1),
                                                                                                                       P(1));
            : PFA port map (A(2), B(2),
PFA2
                                                                        C(2),
                                                                                       Sum(2),
                                                                                                         G(2),
                                                                                                                       P(2));
                                                                       C(3),
PFA3
            : PFA port map (A(3), B(3),
                                                                                       Sum(3),
                                                                                                         G(3),
                                                                                                                       P(3));
PFA4
           : PFA port map (A(4), B(4),
                                                                       C(4),
                                                                                       Sum(4),
                                                                                                         G(4),
                                                                                                                       P(4));
PFA5
           : PFA port map (A(5), B(5),
                                                                       C(5),
                                                                                       Sum(5),
                                                                                                         G(5),
                                                                                                                       P(5));
                                                                       C(6),
           : PFA port map (A(6), B(6),
PFA6
                                                                                      Sum (6),
                                                                                                         G(6),
                                                                                                                       P(6));
           : PFA port map (A(7), B(7), C(7), Sum(7),
PFA7
                                                                                                         G(7),
                                                                                                                      P(7));
          : PFA port map (A(8), B(8), C(8), Sum(8),
PFA8
                                                                                                        G(8), P(8);
           : PFA port map (A(9), B(9),
                                                                                     Sum(9),
                                                                                                                      P(9));
                                                                       C(9),
                                                                                                        G(9),
PFA10: PFA port map (A(10), B(10), C(10), Sum(10), G(10), P(10));
PFA11 : PFA port map (A(11), B(11), C(11), Sum(11), G(11), P(11));
PFA12: PFA port map (A(12), B(12), C(12), Sum(12), G(12), P(12));
PFA13: PFA port map (A(13), B(13), C(13), Sum(13), G(13), P(13));
PFA14: PFA port map (A(14), B(14), C(14), Sum(14), G(14), P(14));
PFA15: PFA port map (A(15), B(15), C(15), Sum(15), G(15), P(15));
PFA16: PFA port map (A(16), B(16), C(16), Sum(16), G(16), P(16));
PFA17 : PFA port map (A(17), B(17), C(17), Sum(17), G(17), P(17));
PFA18: PFA port map (A(18), B(18), C(18), Sum(18), G(18), P(18));
PFA19: PFA port map (A(19), B(19), C(19), Sum(19), G(19), P(19));
PFA20: PFA port map (A(20), B(20), C(20), Sum(20), G(20), P(20));
PFA21: PFA port map (A(21), B(21), C(21), Sum(21), G(21), P(21));
PFA22: PFA port map (A(22), B(22), C(22), Sum(22), G(22), P(22));
PFA23: PFA port map (A(23), B(23), C(23), Sum(23), G(23), P(23));
PFA24: PFA port map (A(24), B(24), C(24), Sum(24), G(24), P(24));
PFA25: PFA port map (A(25), B(25), C(25), Sum(25), G(25), P(25));
PFA26: PFA port map (A(26), B(26), C(26), Sum(26), G(26), P(26));
PFA27: PFA port map (A(27), B(27), C(27), Sum(27), G(27), P(27));
PFA28: PFA port map (A(28), B(28), C(28), Sum(28), G(28), P(28));
PFA29: PFA port map (A(29), B(29), C(29), Sum(29), G(29), P(29));
PFA30 : PFA port map (A(30), B(30), C(30), Sum(30), G(30), P(30));
PFA31 : PFA port map (A(31), B(31), C(31), Sum(31), G(31), P(31));
C(1) \leq G(0) or (P(0)) and Cin);
C(2) \le G(1) or (P(1) and G(0)) or (P(1) and P(0) and Cin);
C(3) \le G(2) or (P(2) and G(1)) or (P(2) and P(1) and G(0)) or
       (P(2) \text{ and } P(1) \text{ and } P(0) \text{ and } Cin);
C(4) \le G(3) or (P(3)) and G(2) or (P(3)) and P(2) and G(1) or
       (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
       (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0) \text{ and } Cin);
C(5) \le G(4) or (P(4)) and G(3) or (P(4)) and P(3) and G(2) or
       (P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or }
       (P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
       (P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0) \text{ and } Cin);
C(6) \le G(5) or (P(5)) and G(4) or (P(5)) and P(4) and G(3) or
       (P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } G(2)) \text{ or }
       (P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or }
       (P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or}
       (P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0) \text{ and } Cin);
C(7) \le G(6) or (P(6) \text{ and } G(5)) or (P(6) \text{ and } P(5) \text{ and } G(4)) or
       (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } G(3)) \text{ or }
       (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } G(2)) \text{ or }
       (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or }
       (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
      (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0) \text{ and } P(1) \text{ and }
      Cin);
```

```
C(8) \le G(7) or (P(7)) and G(6) or (P(7)) and P(6) and G(5) or
                                  (P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } G(4)) \text{ or }
                                  (P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } G(3)) \text{ or }
                                  (P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } G(2)) \text{ or}
                                  (P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or }
                                 (P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(3) \text{ and } P(4) \text{ and }
                              G(0)) or
                                 (P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0)
                              and Cin);
C(9) \le G(8) or (P(8) \text{ and } G(7)) or (P(8) \text{ and } P(7) \text{ and } G(6)) or
                                  (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } G(5)) \text{ or }
                                  (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } G(4)) \text{ or }
                                  (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } G(3)) \text{ or }
                                 (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } G(2)) \text{ or}
                                 (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(6) \text{ and }
                              G(1)) or
                                (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1)
                              and G(0)) or
                                 (P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1)
                              and P(0) and Cin);
C(10) \le G(9) or (P(9) \text{ and } G(8)) or (P(9) \text{ and } P(8) \text{ and } G(7)) or
                                  (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } G(6)) \text{ or }
                                 (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } G(5)) \text{ or }
                                 (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } G(4)) \text{ or }
                                  (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } G(3)) \text{ or }
                                 (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(6) \text{ and }
                              G(2)) or
                                (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2)
                              and G(1)) or
                                (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2)
                              and P(1) and G(0)) or
                                 (P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2)
                              and P(1) and P(0) and Cin);
C(11) \le G(10) or (P(10) and G(9)) or (P(10) and P(9) and G(8)) or
                                  (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } G(7)) \text{ or }
                                  (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } G(6)) \text{ or }
                                 (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } G(5)) \text{ or }
                                 (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } G(4)) \text{ or}
                                 (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(6) \text{ and 
                              G(3)) or
                                (P(10)) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
                              P(3) and G(2)) or
                                 (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(8) \text{ and 
                              P(3) and P(2) and G(1) or
                                 (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(8) \text{ and 
                              P(3) and P(2) and P(1) and G(0)) or
                                 (P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(8) \text{ and 
                              P(3) and P(2) and P(1) and P(0) and Cin);
C(12) \le G(11) or (P(11) \text{ and } G(10)) or (P(11) \text{ and } P(10) \text{ and } G(9)) or
                                  (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } G(8)) \text{ or }
                                  (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } G(7)) \text{ or }
                                  (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } G(6)) \text{ or }
                                  (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } G(5)) \text{ or }
                                 (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(6) \text{ and } P(8) \text{ and
                              G(4)) or
                                (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(8) \text{ and
                              P(4) and G(3)) or
```

```
(P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(8) \text{ and
                                                       P(4) and P(3) and G(2)) or
                                                           (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(6) \text{ and
                                                       P(4) and P(3) and P(2) and G(1) or
                                                           (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(8) \text{ and
                                                       P(4) and P(3) and P(2) and P(1) and G(0)) or
                                                         (P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(5) \text{ and } P(8) \text{ and
                                                       P(4) and P(3) and P(2) and P(1) and P(0) and P(0);
C(13) \le G(12) or (P(12) \text{ and } G(11)) or (P(12) \text{ and } P(11) \text{ and } G(10)) or
                                                             (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } G(9)) \text{ or }
                                                             (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } G(8)) \text{ or }
                                                             (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } G(7)) \text{ or }
                                                             (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } G(6)) \text{ or }
                                                           (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(8) \text{ an
                                                       G(5)) or
                                                         (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(11) \text
                                                       P(5) and G(4)) or
                                                           (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(8) \text{ an
                                                       P(5) and P(4) and G(3)) or
                                                         (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(11) \text
                                                       P(5) and P(4) and P(3) and G(2)) or
                                                         (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(8) \text{ an
                                                       P(5) and P(4) and P(3) and P(2) and G(1)) or
                                                           (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(8) \text{ an
                                                       P(5) and P(4) and P(3) and P(2) and P(1) and P(0) or
                                                           (P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(6) \text{ and } P(8) \text{ an
                                                       P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and P(1);
C(14) \le G(13) or (P(13) \text{ and } G(12)) or (P(13) \text{ and } P(12) \text{ and } G(11)) or
                                                             (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } G(10)) \text{ or }
                                                             (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } G(9)) \text{ or }
                                                             (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } G(8)) \text{ or }
                                                             (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } G(7)) \text{ or}
                                                           (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(11) 
                                                       G(6)) or
                                                         (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(8) \text{ a
                                                       P(6) and G(5)) or
                                                           (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(11) 
                                                       P(6) and P(5) and G(4)) or
                                                           (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(8) \text{ a
                                                       P(6) and P(5) and P(4) and G(3)) or
                                                         (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(11) 
                                                       P(6) and P(5) and P(4) and P(3) and G(2) or
                                                           (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(8) \text{ a
                                                       P(6) and P(5) and P(4) and P(3) and P(2) and G(1) or
                                                           (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(8) \text{ a
                                                       P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and G(0)) or
                                                           (P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(7) \text{ and } P(11) 
                                                       P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and P(0);
C(15) <=
                                                                                                                                                                                                                          G(14) or
                                                             (P(14) \text{ and } G(13)) \text{ or }
                                                             (P(14) \text{ and } P(13) \text{ and } G(12)) \text{ or }
                                                             (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } G(11)) \text{ or }
                                                             (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } G(10)) \text{ or }
                                                             (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } G(9)) \text{ or }
                                                             (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } G(8)) \text{ or }
```

```
(P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        G(7)) or
                          (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(8)
                        P(7) and G(6)) or
                          (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(8)
                        P(7) and P(6) and G(5)) or
                         (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        P(7) and P(6) and P(5) and G(4)) or
                         (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        P(7) and P(6) and P(5) and P(4) and G(3)) or
                          (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        P(7) and P(6) and P(5) and P(4) and P(3) and G(2) or
                         (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) or
                         (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0)
                         (P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9) \text{ and } P(8) \text{ and } P(11) \text{ and } P(11)
                        P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0)
                        and Cin);
C(16) <=
                                                                                                 G(15) or
                           (P(15) \text{ and } G(14)) \text{ or }
                           (P(15) \text{ and } P(14) \text{ and } G(13)) \text{ or }
                           (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } G(12)) \text{ or }
                           (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } G(11)) \text{ or }
                           (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } G(10)) \text{ or}
                          (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } G(9))
                          (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and G(8)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and G(7)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and G(6)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and G(5)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and P(5) and G(4)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and
                        G(1)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and
                        P(1) and G(0)) or
                         (P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10) \text{ and } P(9)
                        and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and
                        P(1) and P(0) and Cin);
C(17) <=
                                                                                                 G(16) or
                          (P(16) \text{ and } G(15)) \text{ or }
                           (P(16) \text{ and } P(15) \text{ and } G(14)) \text{ or }
                           (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } G(13)) \text{ or }
```

```
(P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } G(11)) \text{ or }
     (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } G(10))
     (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and G(9)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and G(8)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and G(7)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and G(6)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and G(5)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and P(5) and G(4)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
    G(2)) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
    P(2) and G(1) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
    P(2) and P(1) and G(0) or
    (P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11) \text{ and } P(10)
    and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
    P(2) and P(1) and P(0) and Cin);
C(18) <=
                  G(17) or
     (P(17) \text{ and } G(16)) \text{ or }
     (P(17) \text{ and } P(16) \text{ and } G(15)) \text{ or }
     (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } G(14)) \text{ or }
     (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } G(13)) \text{ or }
     (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } G(12)) \text{ or }
     (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } G(11))
    or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and G(10)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and G(9)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and G(8)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and G(7)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and G(6)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and G(5)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
    G(3)) or
```

(P(16) and P(15) and P(14) and P(13) and G(12)) or

```
(P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
    P(3) and G(2)) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
    P(3) and P(2) and G(1) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
    P(3) and P(2) and P(1) and G(0) or
    (P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12) \text{ and } P(11)
    and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
    P(3) and P(2) and P(1) and P(0) and P(0);
C(19) <=
                G(18) or
    (P(18) \text{ and } G(17)) \text{ or }
    (P(18) \text{ and } P(17) \text{ and } G(16)) \text{ or }
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } G(15)) \text{ or }
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } G(14)) \text{ or }
    (P(18) and P(17) and P(16) and P(15) and P(14) and G(13)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } G(12))
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and G(11)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and G(10)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and G(9) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and G(8) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and G(7)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and G(6)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    G(4)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and G(3)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and G(2) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and P(2) and G(1)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and P(2) and P(1) and G(0)) or
    (P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13) \text{ and } P(12)
    and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and P(2) and P(1) and P(0) and P(0);
C(20) <=
                G(19) or
    (P(19) \text{ and } G(18)) \text{ or }
    (P(19) \text{ and } P(18) \text{ and } G(17)) \text{ or }
```

```
(P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } G(16)) \text{ or }
     (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } G(15)) \text{ or }
     (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } G(14)) \text{ or}
     (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } G(13))
     (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and G(12)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and G(11)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and G(10)) or
     (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and G(9)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and G(8) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and G(7)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and G(5)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and P(5) and G(4)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and P(5) and P(4) and G(3)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and P(5) and P(4) and P(3) and G(2)) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and P(5) and P(4) and P(3) and P(2) and G(1) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and P(5) and P(4) and P(3) and P(2) and P(1) and G(0) or
    (P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14) \text{ and } P(13)
    and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6)
    and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and P(0) and P(1);
C(21) <=
                 G(20) or
     (P(20) \text{ and } G(19)) \text{ or }
     (P(20) \text{ and } P(19) \text{ and } G(18)) \text{ or }
     (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } G(17)) \text{ or }
     (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } G(16)) \text{ or }
     (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } G(15)) \text{ or }
     (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } G(14))
     (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and G(13)) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and G(12)) or
    (P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14)
    and P(13) and P(12) and G(11)) or
```

```
and P(13) and P(12) and P(11) and G(10)) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and G(9)) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and G(6)) or
    (P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and G(5)) or
    (P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and P(5) and G(4)) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and P(5) and P(4) and G(3)) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and P(5) and P(4) and P(3) and G(2)) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) or
    (P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15) \text{ and } P(14)
    and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7)
    and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and
    Cin);
C(22) <=
                G(21) or
    (P(21) \text{ and } G(20)) \text{ or }
    (P(21) \text{ and } P(20) \text{ and } G(19)) \text{ or }
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } G(18)) \text{ or }
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } G(17)) \text{ or }
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } G(16)) \text{ or}
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } G(15))
    or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and G(14)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and G(13)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and G(12)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and G(11)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and G(10) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and G(9)) or
```

(P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14)

```
(P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and G(7)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and G(6)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and G(5)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and P(5) and G(4)) or
    (P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and P(5) and P(4) and G(3)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and P(5) and P(4) and P(3) and G(2)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and
    G(0)) or
    (P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16) \text{ and } P(15)
    and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8)
    and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and
    P(0) and Cin);
C(23) <=
                 G(22) or
    (P(22) \text{ and } G(21)) \text{ or }
    (P(22) \text{ and } P(21) \text{ and } G(20)) \text{ or }
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } G(19)) \text{ or }
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } G(18)) \text{ or }
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } G(17)) \text{ or }
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } G(16))
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and G(15)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and G(14)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and G(13)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and G(12)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and G(11)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and G(10) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and
    G(9)) or
```

```
(P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and G(8)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and G(7)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and G(6)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and G(5) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and P(5) and G(4)) or
    (P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and
    G(1)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and
    P(1) and G(0)) or
    (P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17) \text{ and } P(16)
    and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9)
    and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and
    P(1) and P(0) and Cin);
C(24) <=
                G(23) or
    (P(23) \text{ and } G(22)) \text{ or }
    (P(23) \text{ and } P(22) \text{ and } G(21)) \text{ or }
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } G(20)) \text{ or }
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } G(19)) \text{ or }
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } G(18)) \text{ or }
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } G(17))
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and G(16)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and G(15)) or
    (P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17)
    and P(16) and P(15) and G(14)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and G(13)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and G(12)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and G(11) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    G(10)) or
```

```
(P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and G(9)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and G(8)) or
    (P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and G(7) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and G(6) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) or
    (P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
    G(3)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3)
    and G(2)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3)
    and P(2) and G(1) or
    (P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3)
    and P(2) and P(1) and G(0)) or
    (P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18) \text{ and } P(17)
    and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and
    P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3)
    and P(2) and P(1) and P(0) and Cin);
C(25) <=
               G(24) or
    (P(24) \text{ and } G(23)) \text{ or }
    (P(24) \text{ and } P(23) \text{ and } G(22)) \text{ or }
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } G(21)) \text{ or }
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } G(20)) \text{ or }
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } G(19)) \text{ or}
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } G(18))
    or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and G(17)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and G(16)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and G(15)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and G(14)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and G(13)) or
```

```
(P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and G(12) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    G(11)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and G(10)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and G(9)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and G(8)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and G(7)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and G(6) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    G(4)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and G(3)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and G(2)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and P(2) and G(1)) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and P(2) and P(1) and G(0) or
    (P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19) \text{ and } P(18)
    and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and
    P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
    P(4) and P(3) and P(2) and P(1) and P(0) and P(0);
C(26) <=
                G(25) or
    (P(25)) and G(24)) or
    (P(25) \text{ and } P(24) \text{ and } G(23)) \text{ or }
    (P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } G(22)) \text{ or }
    (P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } G(21)) \text{ or }
    (P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } G(20)) \text{ or }
    (P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } G(19))
    or
```

```
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and G(18)) or
(P(25) and P(24) and P(23) and P(22) and P(21) and P(20) and P(19)
and P(18) and G(17)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and G(16)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and G(15)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and G(14)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
G(12)) or
(P(25) and P(24) and P(23) and P(22) and P(21) and P(20) and P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and G(11)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and G(10)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and G(9) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and G(8) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and G(7) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and
G(5)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and
P(5) and G(4)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and
P(5) and P(4) and G(3) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and
P(5) and P(4) and P(3) and G(2)) or
(P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20) \text{ and } P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and
P(5) and P(4) and P(3) and P(2) and G(1)) or
(P(25) and P(24) and P(23) and P(22) and P(21) and P(20) and P(19)
and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and
P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and
P(5) and P(4) and P(3) and P(2) and P(1) and G(0) or
```

P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and P(0)C(27) <=G(26) or (P(26) and G(25)) or(P(26) and P(25) and G(24)) or(P(26) and P(25) and P(24) and G(23)) or(P(26) and P(25) and P(24) and P(23) and G(22)) or(P(26) and P(25) and P(24) and P(23) and P(22) and G(21)) or(P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and G(20))(P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and G(19)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and G(18)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and G(17)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and G(16)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and G(15)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and G(13)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and G(12)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and G(11)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and G(10)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and G(15) and P(14) and P(13) and P(12) and P(11) and P(10) and G(9)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and G(6)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and G(5)) or (P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20)

and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and

(P(25) and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(13) and P(14) and P(13) and P(14) and P(14)

```
P(6) and P(5) and G(4)) or
    (P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20)
    and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and
    P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and
    P(6) and P(5) and P(4) and G(3)) or
    (P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20)
    and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and
    P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and
    P(6) and P(5) and P(4) and P(3) and G(2)) or
    (P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20)
    and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and
    P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and
    P(6) and P(5) and P(4) and P(3) and P(2) and G(1) or
    (P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20)
    and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and
    P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and
    P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) or
    (P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21) \text{ and } P(20)
    and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and
    P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and
    P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and P(0);
C(28) <=
                G(27) or
    (P(27) \text{ and } G(26)) \text{ or }
    (P(27) \text{ and } P(26) \text{ and } G(25)) \text{ or }
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } G(24)) \text{ or }
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } G(23)) \text{ or }
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } G(22)) \text{ or}
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } G(21))
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and G(20)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and G(19)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and G(18)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and G(17)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and G(16)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    G(14)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and G(13)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and G(12)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and G(11)) or
```

P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and P(7) and

```
(P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and G(10)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and G(9) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    G(7)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and G(6)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and G(5)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and P(5) and G(4)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and P(5) and P(4) and G(3)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and P(5) and P(4) and P(3) and G(2) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and G(1)) or
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0)
    (P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22) \text{ and } P(21)
    and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and
    P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and P(8) and
    P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0)
    and Cin);
C(29) <=
               G(28) or
    (P(28) \text{ and } G(27)) \text{ or }
    (P(28) \text{ and } P(27) \text{ and } G(26)) \text{ or }
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } G(25)) \text{ or }
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } G(24)) \text{ or }
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } G(23)) \text{ or }
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } G(22))
    or
```

```
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and G(21)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and G(20)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and G(19)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and G(18) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and G(17)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
G(15)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and G(14)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and G(13)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and G(12)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and G(11)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and G(10) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(10) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
G(8)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
P(8) and G(7)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
P(8) and P(7) and G(6)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
P(8) and P(7) and P(6) and G(5)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
P(8) and P(7) and P(6) and P(5) and G(4)) or
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
P(8) and P(7) and P(6) and P(5) and P(4) and P(3) or
```

```
(P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
    and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
    P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
    P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and G(2)) or
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
    and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
    P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
    P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1)
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
    and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
    P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
    P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1)
    and G(0)) or
    (P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23) \text{ and } P(22)
    and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and
    P(15) and P(14) and P(13) and P(12) and P(11) and P(10) and P(9) and
    P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1)
    and P(0) and Cin);
C(30) <=
               G(29) or
    (P(29) \text{ and } G(28)) \text{ or }
    (P(29) \text{ and } P(28) \text{ and } G(27)) \text{ or }
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } G(26)) \text{ or }
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } G(25)) \text{ or }
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } G(24)) \text{ or }
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } G(23))
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and G(22)) or
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and P(22) and G(21)) or
    (P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
    and P(22) and P(21) and G(20)) or
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and P(22) and P(21) and P(20) and G(19)) or
    (P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
    and P(22) and P(21) and P(20) and P(19) and G(18)) or
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) or
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
    G(16)) or
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
    P(16) and G(15)) or
    (P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
    and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
    P(16) and P(15) and G(14)) or
    (P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
    and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
    P(16) and P(15) and P(14) and G(13)) or
    (P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
    and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
    P(16) and P(15) and P(14) and P(13) and G(12)) or
```

```
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and G(11)) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(11)
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and G(9)) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and G(8)) or
(P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and G(7)) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and G(6)) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and G(5)) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and P(5) and G(4) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) or
(P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
G(2)) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
P(2) and G(1) or
(P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24) \text{ and } P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
P(2) and P(1) and G(0)) or
(P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23)
and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and
P(16) and P(15) and P(14) and P(13) and P(12) and P(11) and P(10)
and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and
P(2) and P(1) and P(0) and Cin);
```

```
(P(30) \text{ and } G(29)) \text{ or }
(P(30) \text{ and } P(29) \text{ and } G(28)) \text{ or }
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } G(27)) \text{ or }
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } G(26)) \text{ or }
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } G(25)) \text{ or }
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } G(24))
(P(30)) and P(29) and P(28) and P(27) and P(26) and P(25) and P(24)
and G(23)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and G(22)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and G(21)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and G(20)) or
(P(30) and P(29) and P(28) and P(27) and P(26) and P(25) and P(24)
and P(23) and P(22) and P(21) and P(20) and G(19)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and G(18) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
G(17)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and G(16)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and G(15)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and G(14)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and G(13)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and P(13) and G(12)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
(P(30)) and P(29) and P(28) and P(27) and P(26) and P(25) and P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
and G(10)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
and P(10) and G(9)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
and P(10) and P(9) and G(8)) or
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
and P(10) and P(9) and P(8) and G(7)) or
```

```
(P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and G(6)) or
    (P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) or
    (P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) or
    (P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
   G(3)) or
    (P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
   P(3) and G(2)) or
    (P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25) \text{ and } P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
   P(3) and P(2) and G(1) or
    (P(30)) and P(29) and P(28) and P(27) and P(26) and P(25) and P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
   P(3) and P(2) and P(1) and G(0)) or
    (P(30) and P(29) and P(28) and P(27) and P(26) and P(25) and P(24)
   and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and
   P(17) and P(16) and P(15) and P(14) and P(13) and P(12) and P(11)
   and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and
   P(3) and P(2) and P(1) and P(0) and Cin);
Cout <=
               G(31) or
    (P(31) \text{ and } G(31)) \text{ or }
    (P(31) \text{ and } P(30) \text{ and } G(29)) \text{ or }
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } G(28)) \text{ or }
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } G(27)) \text{ or }
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } G(26)) \text{ or}
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } G(25))
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
   and G(24)) or
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
   and P(24) and G(23)) or
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
   and P(24) and P(23) and G(22)) or
    (P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
```

(P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)

and P(24) and P(23) and P(22) and G(21)) or


and P(24) and P(23) and P(22) and P(21) and G(20)) or

```
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(20) or
(P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
G(18)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and G(17)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and G(16)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and G(15)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and G(14)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and G(13) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(13)
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and G(11)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and G(10)) or
(P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and P(10) and G(9)) or
(P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and P(10) and P(9) and G(8)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and P(10) and P(9) and P(8) and G(7) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and P(10) and P(9) and P(8) and P(7) and G(6)) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) or
(P(31) \text{ and } P(30) \text{ and } P(29) \text{ and } P(28) \text{ and } P(27) \text{ and } P(26) \text{ and } P(25)
and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and
P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)
and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and
G(4)) or
```

(P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and G(3)) or (P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and G(2)) or (P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and G(1) or (P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25) and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and G(0)) or (P(31) and P(30) and P(29) and P(28) and P(27) and P(26) and P(25)and P(24) and P(23) and P(22) and P(21) and P(20) and P(19) and P(18) and P(17) and P(16) and P(15) and P(14) and P(13) and P(12)and P(11) and P(10) and P(9) and P(8) and P(7) and P(6) and P(5) and P(4) and P(3) and P(2) and P(1) and P(0) and P(0);

end Behavioral;

#### Simbol :




### Carry Selector Adder 32 bit

use IEEE.STD LOGIC UNSIGNED.ALL;

```
entity adder32 cs is
    Port (A, \overline{B}: in std logic vector(31 downto 0);
           Cin: in std logic;
           Sum : out std logic vector(31 downto 0);
           Cout : out std logic);
end adder32 cs;
architecture Behavioral of adder32 cs is
      component full adder
            port(A, B, Cin: in std logic;
                  Sum, Cout : out std logic);
      end component;
      signal C : std logic vector(16 downto 1);
      signal Ca : std logic vector(32 downto 17);
      signal Cb : std_logic_vector(32 downto 17);
      signal Sa : std_logic_vector(31 downto 16);
      signal Sb : std logic vector(31 downto 16);
begin
       full adder port map (A(0), B(0), Cin, Sum(0), C(1));
      full adder port map (A(1), B(1), C(1), Sum(1), C(2));
      full_adder port map (A(2), B(2), C(2), Sum(2), C(3));
FA4: full adder port map (A(3), B(3), C(3), Sum(3), C(4));
FA5: full adder port map (A(4), B(4), C(4), Sum(4), C(5));
FA6: full adder port map (A(5), B(5), C(5), Sum(5), C(6));
FA7: full adder port map (A(6), B(6), C(6), Sum(6), C(7));
FA8 : full adder port map (A(7), B(7), C(7), Sum(7), C(8));
FA9 : full adder port map (A(8), B(8), C(8), Sum(8), C(9));
FA10 : full adder port map (A(9), B(9), C(9), Sum(9), C(10));
FA11 : full_adder port map (A(10), B(10), C(10), Sum(10), C(11));
FA12: full adder port map (A(11), B(11), C(11), Sum(11), C(12));
FA13: full adder port map (A(12), B(12), C(12), Sum(12), C(13));
FA14: full adder port map (A(13), B(13), C(13), Sum(13), C(14));
FA15: full adder port map (A(14), B(14), C(14), Sum(14), C(15));
FA16: full adder port map (A(15), B(15), C(15), Sum(15), C(16));
FA17a: full adder port map (A(16), B(16), '0', Sa(16), Ca(17));
FA18a : full adder port map (A(17), B(17), Ca(17), Sa(17), Ca(18));
FA19a: full adder port map (A(18), B(18), Ca(18), Sa(18), Ca(19));
FA20a: full adder port map (A(19), B(19), Ca(19), Sa(19), Ca(20));
FA21a : full adder port map (A(20), B(20), Ca(20), Sa(20), Ca(21));
FA22a : full adder port map (A(21), B(21), Ca(21), Sa(21), Ca(22));
FA23a : full_adder port map (A(22), B(22), Ca(22), Sa(22), Ca(23));
FA24a : full_adder port map (A(23), B(23), Ca(23), Sa(23), Ca(24));
FA25a: full adder port map (A(24), B(24), Ca(24), Sa(24), Ca(25));
FA26a: full adder port map (A(25), B(25), Ca(25), Sa(25), Ca(26));
FA27a : full_adder port map (A(26), B(26), Ca(26), Sa(26), Ca(27));
FA28a : full adder port map (A(27), B(27), Ca(27), Sa(27), Ca(28));
FA29a: full adder port map (A(28), B(28), Ca(28), Sa(28), Ca(29));
FA30a : full adder port map (A(29), B(29), Ca(29), Sa(29), Ca(30));
FA31a: full adder port map (A(30), B(30), Ca(30), Sa(30), Ca(31));
FA32a : full adder port map (A(31), B(31), Ca(31), Sa(31), Ca(32));
```

```
FA17b : full adder port map (A(16), B(16), '1', Sb(16), Cb(17));
FA18b : full adder port map (A(17), B(17), Cb(17), Sb(17), Cb(18));
FA19b : full adder port map (A(18), B(18), Cb(18), Sb(18), Cb(19));
FA20b : full adder port map (A(19), B(19), Cb(19), Sb(19), Cb(20));
FA21b : full adder port map (A(20), B(20), Cb(20), Sb(20), Cb(21));
FA22b : full adder port map (A(21), B(21), Cb(21), Sb(21), Cb(22));
FA23b: full adder port map (A(22), B(22), Cb(22), Sb(22), Cb(23));
FA24b: full adder port map (A(23), B(23), Cb(23), Sb(23), Cb(24));
FA25b: full adder port map (A(24), B(24), Cb(24), Sb(24), Cb(25));
FA26b: full adder port map (A(25), B(25), Cb(25), Sb(25), Cb(26));
FA27b : full adder port map (A(26), B(26), Cb(26), Sb(26), Cb(27));
FA28b : full adder port map (A(27), B(27), Cb(27), Sb(27), Cb(28));
FA29b : full adder port map (A(28), B(28), Cb(28), Sb(28), Cb(29));
FA30b: full adder port map (A(29), B(29), Cb(29), Sb(29), Cb(30));
FA31b: full adder port map (A(30), B(30), Cb(30), Sb(30), Cb(31));
FA32b : full adder port map (A(31), B(31), Cb(31), Sb(31), Cb(32));
   process (C(16), Sa(31 downto 16), Sb(31 downto 16), Ca(32), Cb(32))
   begin
      if (C(16) = '0') then
         Sum(31 downto 16) <= Sa(31 downto 16);
         Cout \leq Ca(32);
      else
         Sum (31 downto 16) <= Sb (31 downto 16);
         Cout \leq Cb(32);
      end if;
   end process;
end Behavioral;
```




#### Adder 32 bit menggunakan Library

Simbol

```
Nama File : adder32_lib.vhd
Hirarki : # adder32_lib
Fungsi : Penjumlahan 32 bit
Program :

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity adder32 lib is
```



# Adder dan subtractor 32 bit menggunakan Ripple Carry Adder, Carry Lookahead Adder, Carry Selector Adder, dan Library

Nama File : addsub32\_rc.vhd / addsub32\_cs.vhd /

addsub32 lib par.vhd

Hirarki : # addsub32

+-> # adder32

Fungsi : Penjumlahan, pengurangan dan melewatkan 32 bit


Pass	SubAdd	Operation
0	0	Adder
0	1	Subtractor
1	0	Pass
1	1	Pass

Program :

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;
use IEEE.STD\_LOGIC\_ARITH.ALL;
use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

```
entity addsub32 lib par is
    Port (A, B: in std logic vector(31 downto 0);
           SubAdd, Pass: in std logic;
           G : out std logic vector(31 downto 0);
           Cout, V, N : out std logic);
end addsub32 lib par;
architecture Behavioral of addsub32 lib par is
      signal Btmp, Gtmp: std logic vector (31 downto 0);
      signal CoutT : std logic;
      component adder32 lib
            Port( A, B : in std logic vector(31 downto 0);
                  Cin : in std logic;
                  Sum : out std logic vector(31 downto 0);
                  Cout : out std logic);
      end component;
begin
      adder : adder32 lib port map (A => A, B => Btmp, Cin => SubAdd,
              Sum => Gtmp, Cout => CoutT);
      add sub : process (SubAdd, Pass, B, SubAdd) begin
            if (Pass = '0') then
                  for I in 0 to 31 loop
                        Btmp(I) \le B(I) XOR SubAdd;
                  end loop;
            else Btmp <= X"00000000";
            end if;
      end process;
      G <= Gtmp;
      Cout <= CoutT;
      N \le Gtmp(31);
      V <= CoutT XOR A(31) XOR Btmp(31) XOR Gtmp(31);
end Behavioral;
Simbol
```



# Adder dan Subtractor 32 bit dimana Adder dan Subtractor menggunakan Library


Nama File : addsub32 lib all.vhd Hirarki : # addsub32 lib all Penjumlahan, pengurangan dan melewatkan 32 bit Fungsi : SubAdd Operation Pass Adder Subtractor 0 1 0 0 1 Pass 1 1 Pass Program : library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity addsub32 lib all is Port (A, B: in std logic vector(31 downto 0); SubAdd, Pass: in std logic; G : out std logic vector(31 downto 0); Cout, N, V : out std\_logic); end addsub32 lib all; architecture Behavioral of addsub32 lib all is signal Gtmp: std logic vector(32 downto 0); signal Btmp : std logic vector(31 downto 0); begin process (SubAdd, Pass, A, B, Btmp) begin if(Pass = '1') thenBtmp <= X"0000000"; else Btmp <= B; end if; if (SubAdd = '0') then Gtmp(32 downto 0) <= ('0' & A(31 downto 0)) + ('0' & Btmp(31 downto 0)); else Gtmp(32 downto 0) <= ('0' & A(31 downto 0)) -('0' & Btmp(31 downto 0)); end if; end process;  $G(31 \text{ downto } 0) \le Gtmp(31 \text{ downto } 0);$ Cout  $\leq$  Gtmp(32);

 $V \le Gtmp(32)$  XOR A(31) XOR Btmp(31) XOR Gtmp(31);

 $N \leq Gtmp(31);$ 

end Behavioral;

Simbol :



# Logic Unit 32 bit

Nama File : LogicUnit32.vhd
Hirarki : # LogicUnit32


Fungsi : Logika AND, OR, XOR, dan NOR

S	Operation		
00	AND		
01	OR		
10	XOR		
11	NOR		

Program :

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity LogicUnit32 is
    Port ( A, B : in std_logic_vector(31 downto 0);
        S : in std_logic_vector(1 downto 0);
        Z : out std_logic_vector(31 downto 0));
end LogicUnit32;
architecture Behavioral of LogicUnit32 is
begin
```

```
end case;
   end process;
end Behavioral;
Simbol
         :
```



# Aritmetic Logic Unit 32 bit

ALU.vhd Nama File : Hirarki # ALU

+-> # addsub32 lib par

+-> # adder32\_lib\_par

+-> # LogicUnit32

Aritmatika (adder dan subtractor) & Logika (AND, OR, Fungsi


XOR, dan NOR)

Output	FS	Operation	
AS AS As As	00 01 10 11	Adder Subtractor Pass Pass (X)	\
LU LU LU	00 01 10 11	AND OR XOR NOR	\  > Logic

Program :

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ALU is
    Port (A, B: in std logic vector(31 downto 0);
           FS : in std logic vector(1 downto 0);
           AS, LU : out std logic vector(31 downto 0);
           Cout, XNV, Zero, N, V : out std_logic);
end ALU;
```

```
architecture Behavioral of ALU is
      component addsub32 lib par
          Port ( A, B : in std logic vector(31 downto 0);
                 SubAdd, Pass : in std logic;
                 G : out std logic vector(31 downto 0);
                 Cout, V, N : out std logic);
      end component;
      component LogicUnit32
          Port ( A, B : in std logic vector(31 downto 0);
               S : in std logic vector(1 downto 0);
               Z : out std logic vector(31 downto 0));
      end component;
      signal AStmp : std logic vector(31 downto 0);
      signal Ntmp, Vtmp : std logic;
begin
   add sub : addsub32 lib par port map (A=>A, B=>B, SubAdd=>FS(0),
             Pass=>FS(1), G=>AStmp, Cout=>Cout, V=>Vtmp, N=>Ntmp);
   logic unit : LogicUnit32 port map (A=>A, B=>B, S=>FS(1 downto 0),
                Z=>LU);
   N <= Ntmp;
   V <= Vtmp;
   XNV <= Ntmp XOR Vtmp;
   AS <= AStmp;
   Zero <= NOT( Astmp(31) OR Astmp(30) OR Astmp(29) OR Astmp(28) OR
                AStmp(27) OR AStmp(26) OR AStmp(25) OR AStmp(24) OR
                AStmp(23) OR AStmp(22) OR AStmp(21) OR AStmp(20) OR
                AStmp(19) OR AStmp(18) OR AStmp(17) OR AStmp(16) OR
                AStmp(15) OR AStmp(14) OR AStmp(13) OR AStmp(12) OR
                AStmp(11) OR AStmp(10) OR AStmp(9)
                                                    OR AStmp(8)
                                                                  OR
                AStmp(7)
                         OR AStmp(6) OR AStmp(5)
                                                    OR AStmp(4)
                AStmp(3)
                         OR AStmp(2) OR AStmp(1)
                                                    OR AStmp(0);
end Behavioral;
Simbol
           :
```



## Shifter 32 bit

```
Nama File :
                  shifter32.vhd
Hirarki :
                  # shifter32
Fungsi
            :
                  shift logical left/right, shift aritmetic right
                     AS
                           LR Operation
                    _____
                     0 0 Logical Shift Right
0 1 Logical Shift Left
1 0 Arithmetic Shift Right
1 1 Arithmetic Shift Left (X)
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity shifter 32 is
    Port ( A : in std logic vector(31 downto 0);
            SH : in std logic vector(4 downto 0);
            LR, AS : in std logic;
            Z : out std logic vector(31 downto 0));
end shifter 32;
architecture Behavioral of shifter 32 is
begin
   process(SH, LR, AS, A) begin
      if (AS = '0') and LR = '0') then
          case (SH) is
             when "00001" \Rightarrow Z <= '0' & A(31 downto 1);
             when "00010" \Rightarrow Z \Leftarrow "00" & A(31 downto 2);
             when "00011" \Rightarrow Z \Leftarrow "000" & A(31 downto 3);
             when "00100" \Rightarrow Z \Leftarrow "0000" & A(31 downto 4);
             when "00101" \Rightarrow Z \Leftarrow "00000" & A(31 downto 5);
             when "00110" \Rightarrow Z \Leftarrow "000000" & A(31 downto 6);
             when "00111" \Rightarrow Z \Leftarrow "0000000" & A(31 downto 7);
             when "01000" \Rightarrow Z \iff "00000000" & A(31 downto 8);
             when "01001" \Rightarrow Z \Leftarrow "000000000" & A(31 downto 9);
             when "01010" \Rightarrow Z \Leftarrow "0000000000" & A(31 downto 10);
             when "01011" \Rightarrow Z \Leftarrow "00000000000" & A(31 downto 11);
             when "01100" \Rightarrow Z \Leftarrow "00000000000" & A(31 downto 12);
             when "01101" \Rightarrow Z \Leftarrow "000000000000" & A(31 downto 13);
             when "01110" \Rightarrow Z \Leftarrow "00000000000000" & A(31 downto 14);
             when "01111" \Rightarrow Z \leq "00000000000000" & A(31 downto 15);
             when "10000" \Rightarrow Z \Leftarrow "0000000000000000 & A(31 downto 16);
             when "10001" \Rightarrow Z \iff "000000000000000000000 & A(31 downto 17);
             A(31 downto 18);
             A(31 downto 19);
             A(31 downto 20);
```


```
A(31 downto 21);
     A(31 downto 22);
     A(31 downto 23);
     A(31 downto 24);
     A(31 downto 25);
     A(31 downto 26);
     A(31 downto 27);
     A(31 downto 28);
     A(31 downto 29);
     A(31 downto 30);
     A(31);
    when others \Rightarrow Z \iff A(31 downto 0);
  end case;
elsif (AS = '0' and LR = '1') then
  case (SH) is
     when "00001" \Rightarrow Z \iff A(30 downto 0) & '0';
     when "00010" \Rightarrow Z \iff A(29 downto 0) & "00";
     when "00011" \Rightarrow Z \iff A(28 downto 0) & "000";
     when "00100" \Rightarrow Z \iff A(27 downto 0) & "0000";
     when "00101" \Rightarrow Z \iff A(26 downto 0) & "00000";
     when "00110" => Z <= A(25 downto 0) & "000000";
     when "00111" \Rightarrow Z \iff A(24 downto 0) & "0000000";
     when "01000" \Rightarrow Z \iff A(23 downto 0) & "00000000";
     when "01001" \Rightarrow Z \iff A(22 downto 0) & "000000000";
     when "01010" => Z <= A(21 downto 0) & "0000000000";
     when "01011" => Z <= A(20 downto 0) & "00000000000";
     when "01100" \Rightarrow Z \iff A(19 downto 0) & "00000000000";
     when "01101" \Rightarrow Z \iff A(18 downto 0) & "000000000000";
     when "01110" \Rightarrow Z \iff A(17 downto 0) & "00000000000000";
     when "01111" => Z <= A(16 downto 0) & "00000000000000";
     when "10000" \Rightarrow Z \iff A(15 downto 0) & "0000000000000000";
     when "10001" => Z <= A(14 downto 0) & "0000000000000000";
     when "10010" => Z <= A(13 downto 0) & "000000000000000000";
     when "10011" => Z \le A(12 \text{ downto } 0) &
                         "000000000000000000000";
     when "10100" => Z \le A(11 \text{ downto } 0) \&
                         "00000000000000000000";
     when "10101" \Rightarrow Z \iff A(10 downto 0) &
                         "000000000000000000000";
     when "10110" => Z \le A(9 \text{ downto } 0) &
                         "00000000000000000000000";
     when "10111" => Z <= A(8 downto 0) &
                         "00000000000000000000000";
     when "11000" => Z \le A(7 \text{ downto } 0) &
                         "00000000000000000000000";
```

```
when "11001" => Z <= A(6 \text{ downto 0}) &
                                "0000000000000000000000000";
      when "11010" => Z \le A(5 \text{ downto } 0) &
                                "000000000000000000000000000";
      when "11011" => Z \le A(4 \text{ downto } 0) &
                                "000000000000000000000000000000";
      when "11100" => Z \le A(3 \text{ downto } 0) &
                                "00000000000000000000000000000";
      when "11101" => Z \le A(2 \text{ downto } 0) &
                                "000000000000000000000000000000";
      when "11110" => Z \le A(1 \text{ downto } 0) &
                                when "11111" => Z \le A(0)
                                "0000000000000000000000000000000";
      when others \Rightarrow Z \iff A(31 downto 0);
  end case;
else -- AS = '1' and LR = '0'
   case (SH) is
      when "00001" => Z \le A(31) \& A(31 \text{ downto } 1);
      when "00010" => Z \le A(31) \& A(31) \& A(31 downto 2);
      when "00011" => Z \le A(31) \& A(31) \& A(31) \&
            A(31 \text{ downto } 3);
      when "00100" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31) &
            A(31 \text{ downto } 4);
      when "00101" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31) & A(31)
             & A(31 downto 5);
      when "00110" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31 downto 6);
      when "00111" => Z \le A(31) \& A(31) \& A(31) \& A(31) \& A(31)
             & A(31) & A(31) & A(31 downto 7);
      when "01000" => Z \le A(31) \& A(31) \& A(31) \& A(31) \& A(31)
             & A(31) & A(31) & A(31) & A(31 downto 8);
      when "01001" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31 downto 9);
      when "01010" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) &
            A(31 downto 10);
      when "01011" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
            A(31 downto 11);
      when "01100" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
             A(31) \& A(31 \text{ downto } 12);
      when "01101" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
             A(31) & A(31) & A(31) downto 13);
      when "01110" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
             A(31) & A(31) & A(31) & A(31 downto 14);
      when "01111" => Z \le A(31) \& A(31) \& A(31) \& A(31) \& A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
             A(31) & A(31) & A(31) & A(31) & A(31 downto 15);
      when "10000" => Z \le A(31) \& A(31) \& A(31) \& A(31) \& A(31)
             & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
             A(31) & A(31) & A(31) & A(31) & A(31) &
             A(31 downto 16);
```

- when "10001" => Z <= A(31) & A(31) &
- when "10011" => Z <= A(31) & A(31) &
- when "10100" => Z <= A(31) & A(31) &
- when "10101" => Z <= A(31) & A(31) &
- when "10110" => Z <= A(31) & A

- when "11010" => Z <= A(31) & A(31) &
- when "11011" => Z <= A(31) & A(31) &
- when "11100" => Z <= A(31) & A(31) &
- when "11101" => Z <= A(31) & A(31) &

```
& A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31 downto 29);
            when "11110" \Rightarrow Z \iff A(31) & A(31) & A(31) & A(31)
                  & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31) & A(31) & A(31) & A(31) & A(31) & A(31)
                  & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31 downto 30);
            when "11111" => Z \le A(31) \& A(31) \& A(31) \& A(31) \& A(31)
                  & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31) & A(31) & A(31) & A(31) & A(31) & A(31)
                  & A(31) & A(31) & A(31) & A(31) & A(31) & A(31) &
                  A(31) & A(31) & A(31) & A(31) & A(31) & A(31)
                  & A(31);
            when others \Rightarrow Z \iff A(31 downto 0);
         end case;
      end if;
   end process;
end Behavioral;
Simbol
```



## Barrel Shifter 32 bit dengan 1 bit Selector Multiplexer

Nama File : BarrelShift32\_1
Hirarki : # BarrelShift32\_1

Fungsi : shift logical left/right, shift aritmetic right

AS	LR 	Operation
0	0	Logical Shift Right
0	1	Logical Shift Left
1	0	Arithmetic Shift Right
1	1	Arithmetic Shift Left (X)


Program :

library IEEE;
use IEEE.STD\_LOGIC\_1164.ALL;
use IEEE.STD\_LOGIC\_ARITH.ALL;
use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

```
entity BarrelShift32 1 is
    Port (A: in std logic vector(31 downto 0);
            SH: in std logic vector(4 downto 0);
          LR, AS : in std logic;
            Z : out std logic vector(31 downto 0));
end BarrelShift32 1;
architecture Behavioral of BarrelShift32 1 is
      signal SH 2C : std logic vector(5 downto 0);
      signal Z1 : std logic vector(62 downto 0);
      signal Z2: std logic vector(46 downto 0);
      signal Z3: std logic vector(38 downto 0);
      signal Z4: std logic vector(34 downto 0);
      signal Z5 : std logic vector(32 downto 0);
      signal AS 32 : std logic vector(31 downto 0);
begin
   Arithmetic Shift: process(AS, A(31)) begin
      for i in 31 downto 0 loop
         AS 32(i) \le AS AND A(31);
      end loop;
   end process;
   Left or Right: process(LR, SH) begin
      if (LR = '0') then
         SH 2C <= '0'&SH;
      else
          SH 2C <= ('1'&(not SH)) + '1';
      end if;
   end process;
   barel_shift : process (SH_2C, A, Z1, Z2, Z3, Z4, Z5, AS_32) begin
      case SH 2C(5) is
          when '0'
                      => Z1(62 downto 0) <= AS 32(30 downto 0) &
                          A(31 \text{ downto } 0);
          when others \Rightarrow Z1(62 downto 0) \Leftarrow A(30 downto 0) &
                          AS 32(31 downto 0);
      end case;
      case SH 2C(4) is
          when '0' => Z2(46 \text{ downto 0}) \le Z1(46 \text{ downto 0});
          when others \Rightarrow Z2(46 downto 0) \Leftarrow Z1(62 downto 16);
      end case;
      case SH 2C(3) is
          when '0' =>
                          Z3(38 \text{ downto 0}) \le Z2(38 \text{ downto 0});
         when others \Rightarrow Z3(38 downto 0) \Leftarrow Z2(46 downto 8);
      end case;
      case SH 2C(2) is
         when '0' =>
                          Z4(34 \text{ downto } 0) \le Z3(34 \text{ downto } 0);
          when others \Rightarrow Z4(34 downto 0) \Leftarrow Z3(38 downto 4);
      end case;
```

```
case SH_2C(1) is
    when '0' =>    Z5(32 downto 0) <= Z4(32 downto 0);
    when others => Z5(32 downto 0) <= Z4(34 downto 2);
end case;

case SH_2C(0) is
    when '0' =>    Z(31 downto 0) <= Z5(31 downto 0);
    when others => Z(31 downto 0) <= Z5(32 downto 1);
end case;
end process;
end Behavioral;
Simbol :</pre>
```




## Barrel Shifter 32 bit dengan 2 bit Selector Multiplexer

Nama File : BarrelShift32 2 : # BarrelShift32\_2 Hirarki shift logical left/right, shift aritmetic right Fungsi : AS LR Operation \_\_\_\_\_ 0 Logical Shift Right 1 Logical Shift Left 0 Arithmetic Shift Right 1 0 1 1 Arithmetic Shift Left (X) Program library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity BarrelShift32 2 is Port (A: in std logic vector(31 downto 0); SH : in std logic vector(4 downto 0); LR, AS : in std logic; BS : out std logic vector(31 downto 0)); end BarrelShift32 2;

architecture Behavioral of BarrelShift32\_2 is

```
signal SH 2C : std logic vector(5 downto 0);
       signal Z1 : std logic vector(46 downto 0);
       signal Z2 : std logic vector(34 downto 0);
       signal AS 32 : std logic vector(31 downto 0);
begin
       Arithmetic Shift: process(AS, A) begin
              for \overline{i} in 31 downto 0 loop
                    AS 32(i) \le AS AND A(31);
              end loop;
       end process;
       Left_or_Right : process(LR, SH) begin
              \overline{if} (LR = '0') then
                    SH 2C <= '0'&SH;
                    SH 2C <= ('1'&(not SH)) + '1';
              end if;
       end process;
       barel shift : process (SH 2C, A, Z1, Z2, AS, AS 32) begin
              case SH 2C(5 downto 4) is
                    when "00" =>
                                      Z1(46 \text{ downto } 0) \le AS 32(14 \text{ downto } 0)
                                      & A(31 downto 0);
                    when "01" =>
                                      Z1(46 downto 0) <= AS 32(30 downto 0)
                                      & A(31 downto 16);
                    when "10" =>
                                      Z1(46 \text{ downto } 0) \leq A(14 \text{ downto } 0) &
                                      AS 32(31 downto 0);
                    when others \Rightarrow Z1(46 downto 0) \Leftarrow A(30 downto 0) &
                                      AS 32(31 downto 16);
              end case;
              case SH 2C(3 downto 2) is
                    when "00" => Z2(34 downto 0) <= Z1(34 downto 0);
                    when "01" => Z2(34 \text{ downto 0}) \le Z1(38 \text{ downto 4});
                    when "10" => Z2(34 \text{ downto 0}) \le Z1(42 \text{ downto 8});
                    when others \Rightarrow Z2(34 downto 0) \Leftarrow Z1(46 downto 12);
              end case;
              case SH 2C(1 downto 0) is
                    when "00" \Rightarrow BS(31 downto 0) \Leftarrow Z2(31 downto 0);
                    when "01" =>
                                     BS(31 downto 0) \leq Z2(32 downto 1);
                    when "10" => BS(31 \text{ downto } 0) \le Z2(33 \text{ downto } 2);
                    when others \Rightarrow BS(31 downto 0) \Leftarrow Z2(34 downto 3);
              end case;
       end process;
end Behavioral;
```



## Load Upper Immediate

Nama File : LUI.vhd Hirarki : # LUI Fungsi : Memindah

Fungsi : Memindahkan 16 bit immediate ke 16 bit MSB

Program :

library IEEE;
use IEEE.STD\_LOGIC\_1164.ALL;
use IEEE.STD\_LOGIC\_ARITH.ALL;
use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity LUI is

end LUI;


architecture Behavioral of LUI is

begin

LUI <= Imm & X"0000";

end Behavioral;

Simbol :




## Function Unit

Nama File : Function\_Unit.vhd

```
Hirarki : # Function Unit
                  +-> # ALU
                   | +-> # LogicUnit32
                  +-> # BarrelShift32 2
                 +-> # LUI
                 Aritmatika, logika, shifter, set, dan LUI
Fungsi :
                 FS Operation
                  _____
                 00 00 Adder
00 01 Subtractor
00 10 Pass
00 11 Pass (X)
                                                    | --> Arithmetic
                 01 00 AND
01 01 OR
01 10 XOR
01 11 NOP
                                                     | --> Logic
                 10 00 Logical Shift Right \
10 01 Logical Shift Left | --> Shifter
10 10 Arithmetic Shift Right |
10 11 (X) /
                 11 0X XNV
11 1X Load
                                                    > --> SET
                            Load Upper Immediate > --> Load
Program :
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Function Unit is
      Port (A, B: in std logic vector(31 downto 0);
            FS : in std_logic_vector(3 downto 0);
            F : out std_logic_vector(31 downto 0);
            Cout, Zero, N, V : out std logic);
end Function Unit;
architecture Behavioral of Function Unit is
      component ALU
          Port (A, B: in std logic vector(31 downto 0);
              FS : in std logic vector(1 downto 0);
                AS, LU: out std logic vector(31 downto 0);
               Cout, XNV, Zero, N, V : out std logic);
```


```
end component;
      component BarrelShift32 2
          Port ( A : in std logic vector(31 downto 0);
                  SH : in std logic vector(4 downto 0);
                LR, AS : in std logic;
                  BS : out std logic vector(31 downto 0));
      end component;
      component LUI
          Port ( Imm : in std logic vector(15 downto 0);
                LUI : out std logic vector(31 downto 0));
      end component;
      signal AStmp, LUtmp, BStmp, LUItmp, LXtmp: std logic vector(31
downto 0);
      signal MF : std logic vector(1 downto 0);
      signal XNV : std logic;
begin
      A L U : ALU port map (A=>A, B=>B, FS=>FS(1 downto 0), AS=>AStmp,
               LU=>LUtmp, Cout=>Cout, XNV=>XNV, Zero=>Zero, N=>N, V=>V);
      Barrel Shift : BarrelShift32 2 port map (A=>A, SH=>B(4 downto 0),
                      LR=>FS(0), AS=>FS(1), BS=>BStmp);
      LUI : LUI port map (Imm=>B(15 downto 0), LUI=>LUItmp);
      MUX LX : process(FS, LUItmp, XNV)
      begin
             if(FS(1) = '0') then
                   LXtmp <= XNV & X"0000000" & B"000";</pre>
                   LXtmp <= LUItmp;</pre>
             end if;
      end process MUX LX;
      MF \le FS(3 \text{ downto } 2);
      MUX F : process(MF, AStmp, LUtmp, BStmp, LXtmp)
      begin
             case (MF) is
                   when "01" \Rightarrow F \iff LUtmp;
                   when "10" \Rightarrow F \iff BStmp;
                   when "11" \Rightarrow F \Leftarrow LXtmp;
                   when others => F <= AStmp;
             end case;
      end process MUX F;
end Behavioral;
```



## Branch Control

```
Nama File
                  branch ctrl.vhd
Hirarki
                  # branch ctrl
            :
                  Pengaturan untuk menentukan alamat instruksi
Fungsi
            :
                  selanjutnya
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Branch Ctrl is
      port( BS : in std_logic_vector(2 downto 0);
            Zero, Cout, N, V : in std_logic;
            MC : out std logic vector(1 downto 0)
      );
end Branch Ctrl;
architecture Behavioral of Branch Ctrl is
begin
   Branch Ctrl Process: process(BS, Zero, Cout, N, V) begin
      -- Branch Higher
         ((BS = "000") AND ((Cout = '1') AND (Zero = '0')))
            then MC \ll "01";
      elsif((BS = "000") AND ((Cout = '0') OR (Zero = '1')))
            then MC <= "00";
      -- Branch Higher Equal
      elsif((BS = "001") AND (Cout = '1')) then MC <= "01";
      elsif((BS = "001") AND (Cout = '0')) then MC \leq "00";
      -- Branch Equal
      elsif((BS = "010") AND (Zero = '1')) then MC <= "01";
      elsif((BS = "010") AND (Zero = '0')) then MC \leq "00";
```

```
-- Branch Greater
      elsif((BS = "011") AND (((N XOR V) = '0') AND (Zero = '0')))
            then MC <= "01";
      elsif((BS = "011") AND (((N XOR V) = '1') OR (Zero = '1')))
            then MC <= "00";
      -- Branch Greater Equal
      elsif((BS = "100") AND ((N XOR V) = '0')) then MC <= "01";
      elsif((BS = "100") AND ((N XOR V) = '1')) then MC <= "00";
      -- Jump
      elsif( BS = "101") then MC \leftarrow "10";
      -- Jump Register
      elsif( BS = "110") then MC <= "11";
      -- Next Instruction
      else MC <= "00";
      end if;
   end process Branch Ctrl Process;
end Behavioral;
Simbol
        :
```



## Data Forwarding


:

Nama File

Data Forwarding.vhd

```
HA, HB : out std logic
      );
end Data Forwarding;
architecture Behavioral of Data Forwarding is
begin
      DF Sel : process(LD, DA, AA, BA, MA, MB) begin
            if((AA = DA) AND (MA = '0') AND (LD = '1') AND
              (DA /= "00000")) then
                  HA <= '1';
            else
                  HA <= '0';
            end if;
            if((BA = DA) AND (MB = '0') AND (LD = '1') AND
              (DA /= "00000")) then
                  HB <= '1';
            else
                  HB <= '0';
            end if;
      end process DF Sel;
end Behavioral;
Simbol
        :
```

# data\_forwarding




## Instruction Decoder

```
Nama File : ID.vhd
Hirarki : # ID
Fungsi : Pengkodean dari Opcode menjadi Control Word
Program :
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ID is
    Port( IR Conv : in std logic vector(20 downto 0);
```

```
AA, BA, DA: out std logic vector(4 downto 0);
            FS : out std logic vector(3 downto 0);
            BS : out std logic vector(2 downto 0);
            LS : out std_logic_vector(1 downto 0);
            MA, MB, MD, LD, MW, CS : out std logic);
end ID;
architecture Behavioral of ID is
      signal OPCODE : std logic vector(5 downto 0);
      signal DEC OPCODE : std logic vector(14 downto 0);
begin
   OPCODE <= IR Conv(20 downto 15);
   DA \leq IR Conv(14 downto 10);
   AA <= IR Conv(9 downto 5);
   BA <= IR_Conv(4 downto 0);
   process (OPCODE) begin
      -- ADD RD, RA, RB
                             Addition
            (OPCODE = "000000") then
            DEC OPCODE <= B"1 0 111 0 00 0000 0 0 0";
      -- ADI RD, RA, Im
                          Add Immediate Sign
      elsif (OPCODE = "000001") then
           DEC OPCODE <= B"1 0 111 0 00 0000 1 0 1";
                            Add Immediate Unsign
      -- ADIU RD, RA, Im
      elsif (OPCODE = "000010") then
            DEC OPCODE <= B"1 0 111 0 00 0000 1 0 0";
      -- SUB RD, RA, RB
                             Subtract
      elsif (OPCODE = "000011") then
            DEC_OPCODE <= B"1_0_111_0_00_0001_0_0_0";</pre>
                              Sub Immediate Sign
              RD, RA, Im
      -- SUI
      elsif (OPCODE = "000100") then
            DEC_OPCODE <= B"1_0_111_0_00_0001_1_0_1";
      -- SUIU RD, RA, Im Sub Immediate Unsign
      elsif (OPCODE = "000101") then
            DEC OPCODE <= B"1 0 111 0 00 0001 1 0 0";
      -- AND
              RD, RA, RB
                             AND
      elsif (OPCODE = "000110") then
            DEC OPCODE <= B"1 0 111 0 00 0100 0 0 0";
                          AND Immdiate
      -- ANDI RD, RA, Im
      elsif (OPCODE = "000111") then
            DEC_OPCODE <= B"1_0_111_0_00_0100_1_0_0";</pre>
      -- OR
              RD, RA, RB
                              OR
      elsif (OPCODE = "001000") then
            DEC OPCODE <= B"1 0 111 0 00 0101 0 0 0";
              RD, RA, Im
                          OR Immdiate
      elsif (OPCODE = "001001") then
            DEC OPCODE <= B"1 0 111 0 00 0101 1 0 0";
      -- XOR RD, RA, RB
      elsif (OPCODE = "001010") then
            DEC OPCODE <= B"1 0 111 0 00 0110 0 0 0";
      -- XORI RD, RA, Im XOR Immediate
      elsif (OPCODE = "001011") then
            DEC OPCODE <= B"1 0 111 0 00 0110 1 0 0";
```

```
-- NOR RD, RA, RB NOR
elsif (OPCODE = "001100") then
      DEC OPCODE <= B"1 0 111 0 00 0111 0 0 0";
-- NORI RD, RA, Im NOR Immediate
elsif (OPCODE = "001101") then
      DEC OPCODE <= B"1 0 111 0 00 0111 1 0 0";
-- SLR RD, RA, Im
                      Shift Logical Right
elsif (OPCODE = "001110") then
      DEC OPCODE <= B"1 0 111 0 00 1000 1 0 0";
-- SLRV RD, RA, RB Shift Logical Right Variable
elsif (OPCODE = "001111") then
     DEC OPCODE <= B"1 0 111 0 00 1000 0 0 0";
-- SLL RD, RA, Im Shift Logical Left
elsif (OPCODE = "010000") then
     DEC_OPCODE <= B"1_0_111_0_00_1001_1_0_0";</pre>
-- SLLV RD, RA, RB Shift Logical Left Variable
elsif (OPCODE = "010001") then
     DEC OPCODE <= B"1 0 111 0 00 1001 0 0 0";
       RD, RA, Im
-- SAR
                      Shift Arithmetic Right
elsif (OPCODE = "010010") then
     DEC OPCODE <= B"1 0 111 0 00 1010 1 0 0";
-- SARV RD, RA, RB Shift Arithmetic Right Variable
elsif (OPCODE = "010011") then
     DEC OPCODE <= B"1 0 111 0 00 1010 0 0 0";
-- LUI
                      Load Upper Immediate
       RD, Im
elsif (OPCODE = "010100") then
     DEC OPCODE <= B"1 0 111 0 00 1111 1 0 0";
-- LA
       RD
                      Load Address
elsif (OPCODE = "010101") then
      DEC OPCODE <= B"1 0 111 0 00 0010 0 1 0";
        RA, RB
-- SB
                       Store Byte
elsif (OPCODE = "010110") then
     DEC_OPCODE <= B"0_0_111_1_00_0010_0_0_0";</pre>
-- SH RA, RB
                       Store Half Word
elsif (OPCODE = "010111") then
     DEC OPCODE <= B"0 0 111 1 01 0010 0 0 0";
-- SW RA, RB
                       Store Word
elsif (OPCODE = "011000") then
     DEC OPCODE <= B"0 0 111 1 10 0010 0 0 0";
                      Load Byte
-- LB RD, RA
elsif (OPCODE = "011001") then
     DEC_OPCODE <= B"1_1_111_0_00_0010_0_0_0";</pre>
                       Load Half Word
-- LH
        RD, RA
elsif (OPCODE = "011010") then
      DEC OPCODE <= B"1 1 111 0 01 0010 0 0 0";
-- LW
        RD, RA
                      Load Word
elsif (OPCODE = "011011") then
      DEC OPCODE <= B"1 1 111 0 10 0010 0 0 0";
       RD, RA, RB
                      Set if Less Then
-- SLT
elsif (OPCODE = "011100") then
     DEC OPCODE <= B"1 0 111 0 00 1101 0 0 0";
-- SLTI RD, RA, Im Set if Less Then Immediate
elsif (OPCODE = "011101") then
```


```
DEC OPCODE <= B"1 0 111 0 00 1101 1 0 1";
      -- DI
                              Disable Interrupt
      elsif (OPCODE = "011110") then
            DEC_OPCODE <= B"0_0_111_0_00 0010 0 0 0";</pre>
      -- EI
                              Enable Interrupt
      elsif (OPCODE = "011111") then
            DEC OPCODE <= B"0 0 111 0 00 0010 0 0 0";
      -- BE RA, RB, Im
                             Branch on Equal
      elsif (OPCODE = "100000") then
            DEC OPCODE <= B"0 0 010 0 00 0001 0 0 0";
                            Branch on Higer Then
      -- BH RA, RB, Im
      elsif (OPCODE = "100001") then
           DEC OPCODE <= B"0 0 000 0 00 0001 0 0 0";
      -- BHE RA, RB, Im
                         Branch on Higer Then Equal
      elsif (OPCODE = "100010") then
            DEC_OPCODE <= B"0_0_001_0_00_0001_0_0_0";</pre>
      -- BG RA, RB, Im
                              Branch on Greater Then
      elsif (OPCODE = "100011") then
            DEC OPCODE <= B"0 0 011 0 00 0001 0 0 0";
                          Branch on Greater Then Equal
      -- BGE RA, RB, Im
      elsif (OPCODE = "100100") then
           DEC OPCODE <= B"0 0 100 0 00 0001 0 0 0";
      -- JMP Target
                             Jump
      elsif (OPCODE = "100101") then
           DEC OPCODE <= B"0 0 101 0 00 0010 0 0 0";
      -- JL Terget
                             Jump and Link
      elsif (OPCODE = "100110") then
            DEC OPCODE <= B"1 0 101 0 00 0010 0 1 0";
      -- JR RB
                              Jump Register
      elsif (OPCODE = "100111") then
            DEC_OPCODE <= B"0_0_110_0_00_0010_0_0_0";</pre>
      -- JRL RB
                              Jump Register and Link
      elsif (OPCODE = "101000") then
            DEC OPCODE <= B"1 0 110 0 00 0010 0 1 0";
      else DEC OPCODE <= B"0 0 000 0 00 0000 0 0 0";
      end if;
   end process;
   LD <= DEC OPCODE (14);
  MD <= DEC OPCODE(13);
  BS <= DEC OPCODE (12 downto 10);
  MW <= DEC OPCODE (9);
  LS <= DEC_OPCODE(8 downto 7);
   FS <= DEC OPCODE(6 downto 3);
  MB <= DEC OPCODE(2);
  MA <= DEC OPCODE(1);
   CS <= DEC OPCODE(0);
end Behavioral;
```



## Interrupt Control


```
Nama File
                  interrupt ctrl.vhd
Hirarki
                  # interrupt ctrl
                  Mengatur proses terjadinya interrupt
Fungsi
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Interrupt Ctrl is
      port( CLK : in std logic;
            IntREQ, MW, MR : in std logic;
            IntEnOP : in std logic vector(5 downto 0);
            Br1, Br2 : in std logic vector(2 downto 0);
            Int : out std_logic);
end Interrupt_Ctrl;
architecture Behavioral of Interrupt Ctrl is
      signal Int Sel, E Int Next, E Int Curr, BG1, BG2 : std logic;
begin
   Int Sel DEC : process(IntEnOP, Br1, Br2) begin
```

```
if(((IntEnOP = "011110") OR (IntEnOP = "011111")) AND
         (Br1 = "111") AND (Br2 = "111")) then
         Int Sel <= '1';</pre>
      else
         Int Sel <= '0';</pre>
      end if;
   end process;
   MUX E Int : process(Int Sel, E Int Curr, IntEnOP) begin
      if(Int Sel = '0') then
         E Int Next <= E Int Curr;</pre>
      else
         E Int Next <= IntEnOP(0);</pre>
      end if;
   end process;
   E_Int_Step : process begin
      wait until CLK 'EVENT AND CLK = '0';
         E Int Curr <= E Int Next;</pre>
   end process;
   Branch Decoder: process(Br1, Br2) begin
      if(Br1 /= "111") then
         BG1 <= '0';
      else
         BG1 <= '1';
      end if;
      if (Br2 /= "111") then
         BG2 <= '0';
      else
         BG2 <= '1';
      end if;
   end process;
   Int <= IntREQ AND E Int Curr AND (NOT IntEnOP(5)) AND BG1 AND</pre>
          BG2 AND (NOT MW) AND (NOT MR) AND (NOT Int Sel);
end Behavioral;
Simbol :
```



## Register 1, 3, 4, 5, 26, 32 bit

```
Nama File
            :
                reg1x1.vhd
Hirarki
                 # reg1x1
Fungsi
                 Menyimpan proses pada Pipeline
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity reglx1 is
    Port ( reg in : in std logic;
           reg out : out std logic;
           CLK : in std logic;
           RESET: in std logic);
end reg1x1;
architecture Behavioral of reg1x1 is
begin
      process(CLK, RESET, reg in) begin
            if(RESET = '1') then
                 reg out <= '0';
            elsif(CLK'EVENT and CLK = '1') then
                  reg out <= reg in;
            end if;
      end process;
end Behavioral;
Simbol
         :
```



# Three State Buffer 32 bit

Nama File : BUFE32.vhd
Hirarki : # BUFE32
Fungsi : Buffer bus data
Program :

library IEEE;
use IEEE.STD\_LOGIC\_1164.ALL;
use IEEE.STD\_LOGIC\_ARITH.ALL;
use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

```
entity BUFE32 is
      port( E : in std logic;
            I: in std logic vector(31 downto 0);
            O: out std logic vector(31 downto 0)
end BUFE32;
architecture Behavioral of BUFE32 is
      component BUFE
            port( E : in std logic;
                  I : in std logic;
                  O : out std logic
            );
      end component;
begin
      bit00 : BUFE port map (E=>E, I=>I(0), O=>O(0));
      bit01 : BUFE port map (E=>E, I=>I(1), O=>O(1));
     bit02 : BUFE port map (E=>E, I=>I(2), O=>O(2));
      bit03 : BUFE port map (E=>E, I=>I(3), O=>O(3));
     bit04 : BUFE port map (E=>E, I=>I(4), O=>O(4));
     bit05 : BUFE port map (E=>E, I=>I(5), O=>O(5));
     bit06 : BUFE port map (E=>E, I=>I(6), O=>O(6));
     bit07 : BUFE port map (E=>E, I=>I(7), O=>O(7));
     bit08 : BUFE port map (E=>E, I=>I(8), O=>O(8));
     bit09 : BUFE port map (E=>E, I=>I(9), O=>O(9));
     bit10 : BUFE port map (E=>E, I=>I(10), O=>O(10));
     bit11 : BUFE port map (E=>E, I=>I(11), O=>O(11));
     bit12 : BUFE port map (E=>E, I=>I(12), O=>O(12));
     bit13 : BUFE port map (E=>E, I=>I(13), O=>O(13));
     bit14 : BUFE port map (E=>E, I=>I(14), O=>O(14));
     bit15 : BUFE port map (E=>E, I=>I(15), O=>O(15));
     bit16 : BUFE port map (E=>E, I=>I(16), O=>O(16));
     bit17 : BUFE port map (E=>E, I=>I(17), O=>O(17));
     bit18 : BUFE port map (E=>E, I=>I(18), O=>O(18));
     bit19 : BUFE port map (E=>E, I=>I(19), O=>O(19));
     bit20 : BUFE port map (E=>E, I=>I(20), O=>O(20));
     bit21 : BUFE port map (E=>E, I=>I(21), O=>O(21));
     bit22 : BUFE port map (E=>E, I=>I(22), O=>O(22));
     bit23 : BUFE port map (E=>E, I=>I(23), O=>O(23));
     bit24 : BUFE port map (E=>E, I=>I(24), O=>O(24));
     bit25 : BUFE port map (E=>E, I=>I(25), O=>O(25));
      bit26 : BUFE port map (E=>E, I=>I(26), O=>O(26));
      bit27 : BUFE port map (E=>E, I=>I(27), O=>O(27));
      bit28 : BUFE port map (E=>E, I=>I(28), O=>O(28));
     bit29 : BUFE port map (E=>E, I=>I(29), O=>O(29));
      bit30 : BUFE port map (E=>E, I=>I(30), O=>O(30));
      bit31 : BUFE port map (E=>E, I=>I(31), O=>O(31));
end Behavioral;
```


Simbol

:



## Three State Buffer 3 bit

```
BUFE3.vhd
Nama File
           :
                 # BUFE3
Hirarki
          :
Fungsi
                  Buffer
Program
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity BUFE3 is
      port( E : in std logic;
            I : in std_logic_vector(2 downto 0);
            0 : out std logic vector(2 downto 0)
      );
end BUFE3;
architecture Behavioral of BUFE3 is
      component BUFE
            port( E : in std logic;
                  I : in std logic;
                  O : out std logic
            );
      end component;
begin
      bit00 : BUFE port map (E=>E, I=>I(0), O=>O(0));
     bit01 : BUFE port map (E=>E, I=>I(1), O=>O(1));
     bit02 : BUFE port map (E=>E, I=>I(2), O=>O(2));
end Behavioral;
```



## RISC

```
Nama File : risc.vhd
               # RISC
Hirarki
                 +-> # Function Unit
                    +-> # ALU
                       +-> # addsub32 lib par
                    | +-> # LogicUnit32
                    +-> # BarrelShift32 2
                    +-> # LUI
                 +-> # register file gab DF
                   +-> # const unit
                   +-> # register file DPRAM
                 +-> # branch ctrl
                 +-> # Data Forwarding
                 +-> # ID
                 +-> # reg1x1
                 +-> # reg1x2
                 +-> # reg1x3
                 +-> # reg1x4
                 +-> # reg1x5
                 +-> # reg1x26
                 +-> # reg1x32
                 +-> # BUFE32
Program :
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RISC is
   Port (Inst: in std logic vector(31 downto 0);
          Inst Add : out std logic vector(31 downto 0);
```

```
BSel : out std logic vector(3 downto 0);
           Data: inout std logic vector(31 downto 0);
           Data Add: out std logic vector(31 downto 0);
           IntREQ : in std logic;
           IntACK : out std logic;
           IntADD : in std logic vector(2 downto 0);
           CLK : in std logic;
           RESET : in std logic;
          MW : inout std logic;
          MR : inout std logic
         );
end RISC;
architecture Behavioral of RISC is
      component ID
            Port( IR Conv : in std logic vector(20 downto 0);
                  AA, BA, DA: out std logic vector(4 downto 0);
                  FS : out std logic vector(3 downto 0);
                  BS : out std logic vector(2 downto 0);
                  LS : out std logic vector(1 downto 0);
                  MA, MB, MD, LD, MW, CS : out std logic);
      end component;
      component Register File Gab DF
            Port ( D data, D data DF, PC 1 : in
                        std logic vector(31 downto 0);
                  Imm : in std logic vector(15 downto 0);
                  AA, BA, DA : in std_logic_vector(4 downto 0);
                  MA, MB, HA, HB, CS, LD, CLK : in std_logic;
                  Bus A, Bus B : out std logic vector(31 downto 0));
      end component;
      component Function Unit
            Port( A, B : in std logic vector(31 downto 0);
                  FS : in std logic vector(3 downto 0);
                  F : out std logic vector(31 downto 0);
                  Cout, Zero, N, V : out std logic);
      end component;
      component Branch Ctrl
            port( BS : in std_logic_vector(2 downto 0);
                  Zero, Cout, N, V : in std_logic;
                  MC : out std logic vector(1 downto 0));
      end component;
      component Data Forwarding
            port( MA, MB, LD : in std logic;
                  AA, BA, DA : in std logic vector(4 downto 0);
                  HA, HB : out std logic);
      end component;
      component Interrupt Ctrl
            port( CLK : in std logic;
```

```
IntREQ, MW, MR : in std logic;
            IntEnOP : in std logic vector(5 downto 0);
            Br1, Br2 : in std logic vector(2 downto 0);
            Int : out std logic);
end component;
component reg1x32
      Port( reg in : in std logic vector(31 downto 0);
            reg out : out std logic vector(31 downto 0);
            CLK : in std logic;
            RESET : in std logic);
end component;
component reg1x26
      Port( reg in : in std logic vector(25 downto 0);
            reg_out : out std_logic_vector(25 downto 0);
            CLK : in std logic;
            RESET : in std logic);
end component;
component reg1x5
      Port( reg in : in std logic vector(4 downto 0);
            reg out : out std logic vector(4 downto 0);
            CLK : in std logic;
            RESET : in std logic);
end component;
component reg1x4
      Port( reg in : in std logic vector(3 downto 0);
            reg out : out std logic vector(3 downto 0);
            CLK : in std logic;
            RESET : in std logic);
end component;
component reg1x3
      Port( reg_in : in std_logic_vector(2 downto 0);
            reg out : out std logic vector(2 downto 0);
            CLK : in std logic;
            RESET : in std logic);
end component;
component reg1x2
      Port( reg in : in std logic vector(1 downto 0);
            reg out : out std logic vector(1 downto 0);
            CLK : in std logic;
            RESET : in std logic);
end component;
component reg1x1
      Port( reg in : in std logic;
            reg out : out std logic;
            CLK : in std logic;
            RESET : in std logic);
end component;
component BUFE32
      port( E : in std logic;
```

```
I : in std logic vector(31 downto 0);
            O : out std logic vector(31 downto 0)
      );
end component;
--Data Dependency
signal Bus D DF : std logic vector(31 downto 0);
signal HA, HB : std logic;
--Branch Hazard
signal BP, LD In 1 BH, MW In BH : std logic;
signal BS In BH : std logic vector(2 downto 0);
signal IR In BH : std logic vector(31 downto 0);
--Branch & Jump
signal MC : std logic vector(1 downto 0);
signal JA : std logic_vector(25 downto 0);
signal PC In, JA add, JRA: std logic vector(31 downto 0);
signal AA, BA: std logic vector(4 downto 0);
signal MA, MB, CS : std logic;
signal PC : std logic vector(31 downto 0);
signal PC 1 In, PC Inc, IR In : std logic vector(31 downto 0);
--DO
signal PC 1, IR, PC 2 In, Bus A In, Bus B In:
       std logic vector(31 downto 0);
signal DA In 1 : std logic vector(4 downto 0);
signal FS_In : std_logic_vector(3 downto 0);
signal BS In : std logic vector(2 downto 0);
signal LS In : std logic vector(1 downto 0);
signal MD In 1, LD In 1, MW In : std logic;
--EX
signal Bus A, Bus B, F In, PC 2, BrA:
      std logic vector(31 downto 0);
signal FS : std logic vector(3 downto 0);
signal BS : std logic vector(2 downto 0);
signal DA Out 1, DA In 2 : std logic vector(4 downto 0);
signal Zero, Cout, N, V, MD Out 1, MD In 2, LD Out 1, LD In 2:
       std logic;
--Memory Control In/Out
signal DataTmpOut, DataTmpIn : std logic vector(31 downto 0);
signal LS : std logic vector(1 downto 0);
signal F, Bus D, DataReg : std logic vector(31 downto 0);
signal DA : std logic vector(4 downto 0);
signal MD, LD : std_logic;
--Interrupt
signal IntADD 1, PC In 1, PC 1 In 1:
       std logic vector(31 downto 0);
```

```
signal Int : std logic;
begin
      --Data Dependency dengan Data Forwarding
      Data Forwarding Ctrl: Data forwarding port map (MA=>MA, MB=>MB,
          AA=>AA, BA=>BA, LD=>LD Out 1, DA=>DA Out 1, HA=>HA, HB=>HB);
      MUX D DF Sel : process(MD Out 1, F In, Data) begin
            if (MD Out 1 = '0') then
                  Bus D DF <= F In;
            else
                  Bus D DF <= Data;
            end if;
      end process MUX D DF Sel;
      --Branch Hazard
      BP \le MC(0) OR MC(1);
      --Branch & Jump
      Branch Ctrl PM: Branch Ctrl port map (BS=>BS, Zero=>Zero,
                       Cout=>Cout, N=>N, V=>V, MC=>MC);
      MUX C : process(MC, PC Inc, BrA, JRA, JA add) begin
            if (MC = "00") then PC In 1 <= PC Inc;
            elsif (MC = "01") then PC In 1 \le BrA;
            elsif (MC = "10") then PC In 1 <= JA add;
                                   PC In 1 <= JRA;
            else
            end if;
      end process;
      --Interrupt
      IntADD 1 <= X"0000000" & IntADD & '0';</pre>
      MUX I PC : process(Int, IntADD 1, PC In 1) begin
            if(Int = '1') then
                 PC In <= IntADD 1;
            else
                  PC In <= PC In 1;
            end if;
      end process;
      MUX I PC 1 : process(Int, PC, PC 1 In 1) begin
            if(Int = '1') then
                  PC_1_In <= PC;
            else
                  PC 1 In <= PC 1 In 1;
            end if;
      end process;
      MUX IR : process(BP, Int, IR In BH) begin
            if(Int = '0') then
                  if(BP = '1') then
```

```
IR In <= X"0000000";</pre>
            else
                   IR In <= IR In BH;</pre>
            end if;
      else
            IR In <= X"57C00000";</pre>
      end if;
end process;
--Interrupt Control
Interrupt Control : Interrupt Ctrl port map (CLK=>CLK,
                     IntREQ=>IntREQ, MW=>MW, MR=>MR,
                     IntEnOP=>Inst(31 downto 26), Br1=>BS In,
                     Br2=>BS, Int=>Int);
IntACK <= Int;</pre>
--IF
Inst Add <= PC;</pre>
PC Inc <= PC + "1";
PC 1 In 1 <= PC Inc;
IR In BH <= Inst;</pre>
--DO
Instruction Decoder: ID port map (IR Conv=>IR(31 downto 11),
                       LD=>LD In 1 BH, DA=>DA In 1, MD=>MD In 1,
                       BS=>BS In BH, MW=>MW In BH, LS=>LS In,
                       FS=>FS In, MA=>MA, MB=>MB, AA=>AA, BA=>BA,
                       CS=>CS);
Branch Prediction: process(BP, LD In 1 BH, BS In BH, MW In BH)
begin
      if(BP = '1') then
            LD In 1 <= '0';
            BS In <= "111";
            MW In <= '0';
      else
            LD In 1 <= LD In 1 BH;
            BS In <= BS In BH;
            MW In <= MW In BH;
      end if;
end process;
Register File: Register File Gab DF port map (D data=>Bus D,
      D data DF=>Bus D DF , PC 1=>PC 1, Imm=>IR(15 \text{ downto 0}),
      AA=>AA, BA=>BA, DA=>DA, MA=>MA, MB=>MB, HA=>HA, HB=>HB,
      CS=>CS, LD=>LD, CLK=>CLK, Bus A=>Bus A In, Bus B=>Bus B In
PC 2 In <= PC 1;
--EX
FunctionUnit: Function Unit port map (A=>Bus A, B=>Bus B,
```

```
FS=>FS, F=>F In, Cout=>Cout, Zero=>Zero, N=>N, V=>V);
JRA <= Bus B;
BrA \le (PC 2) + (JA(25) \& JA(25) \& JA(25) \& JA(25) \& JA(25) \&
       JA(25) & JA(25) & JA(25) & JA(25) & JA(25) & A
       JA(25) & JA(25) & JA(25) & JA(25) & JA(25) &
       JA(25 downto 21) & JA(10 downto 0));
JA add \leq (PC 2) + (JA(25) & JA(25) & JA(25) & JA(25) & JA(25) &
          JA(25) & JA(25 downto 0));
LD In 2 <= LD Out 1;
DA In 2 <= DA Out 1;
MD In 2 <= MD Out 1;
TS Buffer: BUFE32 port map (E=>MW, I=>DataTmpOut, O=>Data);
Data Add(31 downto 0) <= Bus A(31 downto 0);
MR \le MD In 2;
-- Memory Control Out (Instruksi Store)
MCO sel : process(Bus A, LS) begin
      (Bus A(1) & Bus A(0) & LS = "0000") then BSel \leq "0001";
   elsif(Bus A(1) & Bus A(0) & LS = "0001") then BSel <= "0011";
   elsif(Bus A(1) & Bus A(0) & LS = "0010") then BSel <= "1111";
   elsif(Bus A(1) & Bus A(0) & LS = "0100") then BSel <= "0010";
   elsif(Bus A(1) & Bus A(0) & LS = "1000") then BSel <= "0100";
   elsif(Bus A(1) & Bus A(0) & LS = "1001") then BSel <= "1100";
   elsif(Bus A(1) & Bus A(0) & LS = "1100") then BSel <= "1000";
                                                  BSel <= "0000";
   else
   end if;
end process;
MCO MUX : process(Bus A, Bus B) begin
           ((Bus A(1) = '1') AND (Bus A(0) = '0')) then
            DataTmpOut(31 downto 24) <= Bus B(15 downto 8);</pre>
      elsif((Bus A(1) = '1') AND (Bus A(0) = '1')) then
            DataTmpOut(31 downto 24) <= Bus B(7 downto 0);</pre>
      else DataTmpOut(31 downto 24) <= Bus B(31 downto 24);
      end if;
      if (Bus A(1) = '0') then
            DataTmpOut(23 downto 16) <= Bus_B(23 downto 16);</pre>
      else DataTmpOut(23 downto 16) <= Bus B(7 downto 0);</pre>
      end if;
      if (Bus A(0) = '0') then
            DataTmpOut(15 downto 8) <= Bus B(15 downto 8);
      else DataTmpOut(15 downto 8) <= Bus B(7 downto 0);
      end if;
end process;
DataTmpOut(7 downto 0) <= Bus B(7 downto 0);</pre>
```


```
--Memory Control In (Instruksi Load)
MCI : process(Bus A, LS, Data) begin
           (Bus A(1) & Bus A(0) & LS = "0000") then
            DataTmpIn \leq X''000000'' & Data(7 downto 0);
      elsif(Bus A(1) & Bus A(0) & LS = "0001") then
            DataTmpIn <= X"0000" & Data(15 downto 0);</pre>
      elsif(Bus A(1) \& Bus A(0) \& LS = "0100") then
            DataTmpIn \leftarrow X"000000" & Data(15 downto 8);
      elsif(Bus A(1) \& Bus A(0) \& LS = "1000") then
            DataTmpIn \leq x"000000" & Data(23 downto 16);
      elsif(Bus A(1) & Bus A(0) & LS = "1001") then
            DataTmpIn <= X"0000" & Data(31 downto 16);</pre>
      elsif(Bus A(1) & Bus A(0) & LS = "1100") then
            DataTmpIn <= X"000000" & Data(31 downto 24);</pre>
      else DataTmpIn <= Data(31 downto 0);</pre>
      end if;
end process;
--WB
MUX D : process(MD, F, DataReg) begin
      if (MD = '0') then Bus D <= F;
                         Bus D <= DataReq;</pre>
      else
      end if;
end process;
--Register Pipeline
Reg PC : reg1x32 port map (reg in=>PC In, reg out=>PC, CLK=>CLK,
         RESET=>RESET);
Reg PC 1 : reg1x32 port map (reg in=>PC 1 In, reg out=>PC 1,
           CLK=>CLK, RESET=>RESET);
Reg PC 2 : reg1x32 port map (reg in=>PC 2 In, reg out=>PC 2,
           CLK=>CLK, RESET=>RESET);
Reg IR : reg1x32 port map (reg in=>IR In, reg out=>IR, CLK=>CLK,
         RESET=>RESET);
Reg Bus A: reg1x32 port map (reg in=>Bus A In, reg out=>Bus A,
            CLK=>CLK, RESET=>RESET);
Req Bus B : reg1x32 port map (reg in=>Bus B In, reg out=>Bus B,
            CLK=>CLK, RESET=>RESET);
Reg F : reg1x32 port map (reg in=>F In, reg out=>F, CLK=>CLK,
        RESET=>RESET);
Reg Data: reg1x32 port map (reg in=>DataTmpIn, reg out=>DataReg,
           CLK=>CLK, RESET=>RESET);
Reg JA: reg1x26 port map (reg in=>IR(25 downto 0), reg out=>JA,
         CLK=>CLK, RESET=>RESET);
Reg LD 1 : reg1x1 port map (reg in=>LD In 1, reg out=>LD Out 1,
           CLK=>CLK, RESET=>RESET);
Reg DA 1 : reg1x5 port map (reg in=>DA In 1, reg out=>DA Out 1,
           CLK=>CLK, RESET=>RESET);
Reg MD 1 : reg1x1 port map (reg in=>MD In 1, reg out=>MD Out 1,
           CLK=>CLK, RESET=>RESET);
```

Reg MW : reg1x1 port map (reg in=>MW In, reg out=>MW, CLK=>CLK,

RESET=>RESET);

## end Behavioral;

## Simbol :



## RISC Tanpa Pipeline

```
Nama File
           :
                 risc unpipeline.vhd
Hirarki
           :
                 # RISC unpipeline
                 +-> # Function Unit
                    +-> # ALU
                       +-> # addsub32 lib par
                     | +-> # LogicUnit32
                     +-> # BarrelShift32 2
                     +-> # LUI
                 +-> # register file gab
                   +-> # const unit
                    +-> # register file DPRAM
                 +-> # branch ctrl
                 +-> # Data Forwarding
                 +-> # ID
                 +-> # reg1x32
                 +-> # BUFE32
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RISC is
    Port ( Inst : in std_logic_vector(31 downto 0);
          Inst_Add : out std_logic_vector(31 downto 0);
          BSel : out std logic vector(3 downto 0);
          Data: inout std logic vector(31 downto 0);
          Data Add: out std logic vector(31 downto 0);
          IntREQ : in std logic;
          IntACK : out std logic;
          IntADD : in std logic vector(2 downto 0);
          CLK : in std logic;
          RESET: in std logic;
          MW : inout std logic;
```


```
MR : inout std logic);
end RISC;
architecture Behavioral of RISC is
      component ID
            Port (IR Conv : in std logic vector(20 downto 0);
                  AA, BA, DA: out std logic vector (4 downto 0);
                  FS: out std logic vector(\overline{3} downto 0);
                  BS : out std logic vector(2 downto 0);
                  LS : out std_logic_vector(1 downto 0);
                  MA, MB, MD, LD, MW, CS : out std logic);
      end component;
      component Register File Gab
            Port (D data, PC 1: in std logic vector(31 downto 0);
                  Imm : in std logic vector(15 downto 0);
                  AA, BA, DA : in std_logic_vector(4 downto 0);
                  MA, MB, CS, LD, CLK: in std logic;
                  Bus A, Bus B : out std logic vector(31 downto 0));
      end component;
      component Branch Ctrl
            port (BS: in std logic vector(2 downto 0);
                  Zero, Cout, N, V : in std logic;
                  MC : out std logic vector(1 downto 0));
      end component;
      component Function Unit
            Port (A, B : in std logic vector(31 downto 0);
                  FS : in std logic vector(3 downto 0);
                  F : out std_logic_vector(31 downto 0);
                  Cout, Zero, N, V : out std logic);
      end component;
      component Interrupt Ctrl
            port ( CLK : in std logic;
                  IntREQ, MW, MR : in std logic;
                  IntEnOP : in std logic vector(5 downto 0);
                  Br1, Br2 : in std logic vector(2 downto 0);
                  Int : out std logic);
      end component;
      component reg1x32
            Port (reg in : in std logic vector(31 downto 0);
                  reg out : out std logic vector(31 downto 0);
                  CLK : in std logic;
                  RESET : in std logic);
      end component;
      component BUFE32
            port( E : in std logic;
                  I : in std logic vector(31 downto 0);
                  O : out std logic vector(31 downto 0)
            );
      end component;
```

```
--Branch & Jump
      signal MC : std logic vector(1 downto 0);
      signal JA: std logic vector(25 downto 0);
      signal PC In, JA add, JRA: std logic vector(31 downto 0);
      --ID
      signal AA, BA: std logic vector (4 downto 0);
      signal MA, MB, CS : std logic;
      --TF
      signal PC : std logic vector(31 downto 0);
      signal PC Inc : std logic vector(31 downto 0);
      --DO
      signal IR : std logic vector(31 downto 0);
      --EX
      signal Bus_A, Bus_B, PC_2, BrA: std_logic_vector(31 downto 0);
      signal FS : std logic vector(3 downto 0);
      signal BS : std logic vector(2 downto 0);
      signal Zero, Cout, N, V : std logic;
      --Memory Control In/Out
      signal DataTmpOut : std logic vector(31 downto 0);
      signal LS : std logic vector(1 downto 0);
      --WB
      signal F, Bus D, DataReg : std logic vector(31 downto 0);
      signal DA : std logic vector(4 downto 0);
      signal MD, LD : std logic;
      --Interrupt
      signal IntADD_1,PC_In_1,PC_1_In_1:std_logic_vector(31 downto 0);
      signal Int : std logic;
begin
      --Branch & Jump
      Branch Ctrl PM: Branch Ctrl port map (BS=>BS, Zero=>Zero,
                        Cout = > Cout, N = > N, V = > V, MC = > MC);
      MUX C : process(MC, PC Inc, BrA, JRA, JA add) begin
            if (MC = "00") then PC In 1 <= \overline{PC} Inc;
            elsif (MC = "01") then PC_{In_1} <= BrA;
            elsif (MC = "10") then PC_In_1 <= JA_add;
            else
                               PC In 1 \leq JRA;
            end if;
      end process;
      --Interrupt
      IntADD 1 <= X"0000000" & IntADD & '0';</pre>
      MUX I PC : process(Int, IntADD 1, PC In 1) begin
            if(Int = '1') then
                  PC In <= IntADD 1;
```

```
else
            PC In <= PC In 1;
      end if;
end process;
MUX I PC 1 : process(Int, PC, PC 1 In 1) begin
      \inf(Int = '1') then
            PC 2 <= PC;
      else
            PC 2 <= PC 1 In 1;
      end if;
end process;
MUX IR : process(Int, Inst) begin
      if(Int = '0') then
            IR <= Inst;</pre>
      else
            IR <= X"57C00000";</pre>
      end if;
end process;
--Interrupt Control
Interrupt Control : Interrupt Ctrl port map (CLK=>CLK,
                     IntREQ=>IntREQ, MW=>MW, MR=>MR,
                     IntEnOP=>Inst(31 downto 26), Br1=>BS,
                     Br2=>BS, Int=>Int);
IntACK <= Int;</pre>
--IF
Inst Add <= PC;</pre>
PC Inc <= PC + "1";
PC 1 In 1 <= PC Inc;
--DO
Instruction Decoder : ID port map (IR Conv=>IR(31 downto 11),
            LD=>LD, DA=>DA, MD=>MD, BS=>BS, MW=>MW, LS=>LS,
            FS=>FS, MA=>MA, MB=>MB, AA=>AA, BA=>BA, CS=>CS);
Register File : Register File Gab port map (D data=>Bus D,
            PC 1=>PC 2, Imm=>IR(15 \text{ downto } 0), AA=>AA, BA=>BA,
            DA=>DA, MA=>MA, MB=>MB, CS=>CS, LD=>LD, CLK=>CLK,
            Bus A=>Bus A, Bus B=>Bus B);
--EX
FunctionUnit : Function Unit port map (A=>Bus A, B=>Bus B,
               FS=>FS, F=>F, Cout=>Cout, Zero=>Zero, N=>N, V=>V);
JRA <= Bus B;
BrA \le (PC 2) + (JA(25) \& JA(25) \& JA(25) \& JA(25) \& JA(25) \&
        JA(25) & JA(25) & JA(25) & JA(25) & JA(25) &
```

```
JA(25) & JA(25) & JA(25) & JA(25) & JA(25) &
                 JA(25 downto 21) & JA(10 downto 0));
JA \text{ add} \le (PC 2) + (JA(25) \& JA(25) \& JA(25) \& JA(25) \& JA(25) \& JA(25) & JA(25
                                           JA(25) & JA(25 downto 0));
TS Buffer: BUFE32 port map (E=>MW, I=>DataTmpOut, O=>Data);
Data Add(31 downto 0) <= Bus A(31 downto 0);</pre>
--Memory Control Out (Instruksi Store)
MCO sel : process(Bus A, LS) begin
if (Bus A(1) & Bus A(0) & LS = "0000") then BSel \leq "0001";
      elsif(Bus A(1) \& Bus A(0) \& LS = "0001") then BSel <= "0011";
      elsif(Bus A(1) & Bus A(0) & LS = "0010") then BSel <= "1111";
      elsif(Bus_A(1) & Bus_A(0) & LS = "0100") then BSel <= "0010";
      elsif(Bus A(1) & Bus A(0) & LS = "1000") then BSel <= "0100";
      elsif(Bus A(1) & Bus A(0) & LS = "1001") then BSel <= "1100";
      elsif(Bus A(1) & Bus A(0) & LS = "1100") then BSel <= "1000";
      else
                                                                                                        BSel <= "0000";
end if;
end process;
MCO_MUX : process(Bus_A, Bus_B) begin
                       ((Bus A(1) = '1') AND (Bus A(0) = '0')) then
                            DataTmpOut(31 downto 24) <= Bus B(15 downto 8);
             elsif((Bus A(1) = '1') AND (Bus A(0) = '1')) then
                            DataTmpOut(31 downto 24) <= Bus B(7 downto 0);</pre>
                           DataTmpOut(31 downto 24) <= Bus B(31 downto 24);</pre>
             end if;
             if(Bus A(1) = '0') then
                         DataTmpOut(23 downto 16) <= Bus B(23 downto 16);</pre>
             else DataTmpOut(23 downto 16) <= Bus B(7 downto 0);
             end if;
             if (Bus A(0) = '0') then
                         DataTmpOut(15 downto 8) <= Bus B(15 downto 8);</pre>
             else DataTmpOut(15 downto 8) <= Bus B(7 downto 0);</pre>
            end if;
end process;
DataTmpOut(7 downto 0) <= Bus B(7 downto 0);</pre>
--Memory Control In (Instruksi Load)
MCI : process(Bus A, LS, Data) begin
                        (Bus A(1) & Bus A(0) & LS = "0000") then
                         DataReg <= X"000000" & Data(7 downto 0);</pre>
             elsif(Bus A(1) & Bus A(0) & LS = "0001") then ]
                         DataReg <= X"0000" & Data(15 downto 0);</pre>
             elsif(Bus A(1) & Bus A(0) & LS = "0100") then
                         DataReg <= X"000000" & Data(15 downto 8);</pre>
             elsif(Bus A(1) & Bus A(0) & LS = "1000") then
                         DataReg <= X"000000" & Data(23 downto 16);</pre>
```


```
elsif(Bus A(1) \& Bus A(0) \& LS = "1001") then
                   DataReg <= X"0000" & Data(31 downto 16);</pre>
             elsif(Bus A(1) & Bus A(0) & LS = "1100") then
                   DataReg <= X"000000" & Data(31 downto 24);</pre>
             else DataReg <= Data(31 downto 0);</pre>
             end if;
      end process;
      --WB
      MUX_D : process(MD, F, DataReg) begin
             if (MD = '0') then Bus D <= F;
                                 Bus D <= DataReg;
             else
             end if;
      end process;
      --Register Pipeline
      Reg PC : reg1x32 port map (reg in=>PC In, reg out=>PC, CLK=>CLK,
                RESET=>RESET);
      JA \le IR(25 \text{ downto 0});
end Behavioral;
```



Simbol

## **Listing Komponen uC**

```
ROM (Read Only Memory)
Nama File
                 rom.vhd
          :
Hirarki
                 # rom
Fungsi
                 Memori tempat penyimpanan program
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity ROM is
    Port ( Add In : in std logic vector(7 downto 0);
          Data Out : out std logic vector(31 downto 0));
end ROM;
architecture Behavioral of ROM is
begin
   counter : process(Add In) begin
     case Add In is
        when "00000000" =>
           Data Out <= B"00001000001000000100100110100";</pre>
        when "0\overline{0}000001" =>
           Data Out <= B"0000010010000001001101010111100";</pre>
        when "0\overline{0}000010" =>
           when "00000011" =>
           Data Out <= B"0001010010100100100101010101010101;</pre>
        when "0\overline{0}000100" =>
           Data Out <= B"00001000111000001101111011110000";</pre>
        when others
                       =>
           end case;
   end process;
end Behavioral;
Simbol
           :
```




Nama File : RAM16x8S\_1.vhd
Hirarki : # RAM16x8S\_1

Fungsi : Memori tempat penyimpanan data

```
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RAM16x8S 1 is
      port( WE, WCLK : in std logic;
            D : in std logic vector(7 downto 0);
            A : in std logic vector(3 downto 0);
            O : out std logic vector(7 downto 0)
      );
end RAM16x8S 1;
architecture Behavioral of RAM16x8S 1 is
      component RAM16x1S 1
            port ( WE : in std logic;
                  D : in std logic;
                  A3 : in std logic;
                  A2 : in std logic;
                  A1 : in std logic;
                  A0 : in std logic;
                  WCLK : in std logic;
                  O : out std logic
            );
      end component;
begin
      bit1 : RAM16x1S 1 port map (WE=>WE, D=>D(0), A3=>A(3), A2=>A(2),
             A1=>A(1), A0=>A(0), WCLK=>WCLK, O=>O(0);
      bit2 : RAM16x1S 1 port map (WE=>WE, D=>D(1), A3=>A(3), A2=>A(2),
             A1=>A(1), A0=>A(0), WCLK=>WCLK, O=>O(1);
      bit3 : RAM16x1S 1 port map (WE=>WE, D=>D(2), A3=>A(3), A2=>A(2),
             A1 = > A(1), A0 = > A(0), WCLK = > WCLK, O = > O(2);
      bit4 : RAM16x1S 1 port map (WE=>WE, D=>D(3), A3=>A(3), A2=>A(2),
             A1 = > A(1), A0 = > A(0), WCLK = > WCLK, O = > O(3);
      bit5 : RAM16x1S 1 port map (WE=>WE, D=>D(4), A3=>A(3), A2=>A(2),
             A1=>A(1), A0=>A(0), WCLK=>WCLK, O=>O(4));
      bit6 : RAM16x1S 1 port map (WE=>WE, D=>D(5), A3=>A(3), A2=>A(2),
             A1=>A(1), A0=>A(0), WCLK=>WCLK, O=>O(5);
      bit7 : RAM16x1S 1 port map (WE=>WE, D=>D(6), A3=>A(3), A2=>A(2),
             A1 = > A(1), A0 = > A(0), WCLK = > WCLK, O = > O(6);
      bit8 : RAM16x1S_1 port map (WE=>WE, D=>D(7), A3=>A(3), A2=>A(2),
             A1=>A(1), A0=>A(0), WCLK=>WCLK, O=>O(7);
end Behavioral;
```


Simbol :



RAM32x32S 1 (32-deep by 32-wide static synchronous RAM with negative-edge clock)

```
Nama File
                  RAM32x32S 1.vhd
Hirarki
            :
                  # RAM32x32S 1
                  +-> # RAM16x8S 1
Fungsi
                  Memori tempat penyimpanan data
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RAM32x32S 1 is
      port( WE, WCLK, CS : in std_logic;
            BSel : in std logic vector(3 downto 0); -- BSel=Byte Select
            A : in std logic vector(4 downto 0);
            D : inout std logic vector(31 downto 0)
      );
end RAM32x32S 1;
architecture Behavioral of RAM32x32S 1 is
      component RAM16x8S 1
            port ( WE, WCLK : in std logic;
                  D: in std logic vector(7 downto 0);
                  A : in std logic vector(3 downto 0);
                  O : out std logic vector(7 downto 0)
            );
      end component;
      component BUFE32
            port( E : in std logic;
                  I : in std logic vector(31 downto 0);
                  O : out std logic vector(31 downto 0)
            );
      end component;
      signal WE1 0, WE1 1, WE1 2, WE1 3, WE2 0, WE2 1, WE2 2, WE2 3 :
std logic;
      signal WE tmp : std logic;
```

```
signal Dout, Dout1, Dout2 : std logic vector(31 downto 0);
begin
      WE1 0 <= WE AND (NOT CS) AND (NOT A(4)) AND BSel(0);
      WE1 1 <= WE AND (NOT CS) AND (NOT A(4)) AND BSel(1);
      WE1 2 <= WE AND (NOT CS) AND (NOT A(4)) AND BSel(2);
      WE1 3 <= WE AND (NOT CS) AND (NOT A(4)) AND BSel(3);
      WE2 0 <= WE AND (NOT CS) AND A(4) AND BSel(0);
      WE2 1 <= WE AND (NOT CS) AND A(4) AND BSel(1);
          2 <= WE AND (NOT CS) AND A(4) AND BSel(2);
      WE2 3 <= WE AND (NOT CS) AND A(4) AND BSel(3);
      RAM16 1x8 0 : RAM16x8S 1 port map (WE=>WE1 0, WCLK=>WCLK,
         D=>D( 7 downto 0), A=>A(3 downto 0), O=>Dout1( 7 downto 0));
      RAM16 2x8 0 : RAM16x8S 1 port map (WE=>WE2_0, WCLK=>WCLK,
         D=>D(7 \text{ downto } 0), A=>A(3 \text{ downto } 0), O=>Dout2(7 \text{ downto } 0));
      RAM16_1x8_1 : RAM16x8S_1 port map (WE=>WE1_1, WCLK=>WCLK,
         D=>D(15 \text{ downto } 8), A=>A(3 \text{ downto } 0), O=>Dout1(15 \text{ downto } 8));
      RAM16 2x8 1 : RAM16x8S 1 port map (WE=>WE2 1, WCLK=>WCLK,
         D=>D(15 downto 8), A=>A(3 downto 0), O=>Dout2(15 downto 8));
      RAM16 1x8 2 : RAM16x8S 1 port map (WE=>WE1 2, WCLK=>WCLK,
         D=>D(23 downto 16), A=>A(3 downto 0), O=>Dout1(23 downto 16));
      RAM16 2x8 2 : RAM16x8S 1 port map (WE=>WE2 2, WCLK=>WCLK,
             D=>D(23 \text{ downto } 16), A=>A(3 \text{ downto } 0), O=>Dout2(23 \text{ downto } 16)
      16));
      RAM16 1x8 3 : RAM16x8S 1 port map (WE=>WE1 3, WCLK=>WCLK,
         D=>D(31 downto 24), A=>A(3 downto 0), O=>Dout1(31 downto 24));
      RAM16 2x8 3 : RAM16x8S 1 port map (WE=>WE2 3, WCLK=>WCLK,
         D=>D(31 downto 24), A=>A(3 downto 0), O=>Dout2(31 downto 24));
      process(A, Dout1, Dout2) begin
             if(A(4) = '0') then
                   Dout <= Dout1;
                   Dout <= Dout2;
            end if;
      end process;
      WE tmp <= (NOT WE) AND (NOT CS);
      TS Buffer: BUFE32 port map (E=>WE tmp, I=>Dout, O=>D);
end Behavioral;
Simbol
```




### uC (Micro Controler)

```
Nama File : uC.vhd
Hirarki : # uC
              +-> # RISC
               +-> # Function Unit
                | +-> # ALU
                 | +-> # BarrelShift32_2
                | +-> # LUI
                 +-> # register file gab DF
                 | +-> # const unit
                | +-> # register_file DPRAM
                +-> # branch ctrl
                 +-> # Data Forwarding
                 +-> # ID
                +-> # reg1x1
                +-> # reg1x2
                 +-> # reg1x3
                +-> # reg1x4
              | +-> # reg1x5
                +-> # reg1x26
                +-> # reg1x32
              | +-> # BUFE32
              +-> # rom
              +-> # RAM32x32S 1
              | +-> # RAM16x8S 1
              +-> # BUFE3
```

```
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity uc is
    Port ( Data : inout std logic vector(31 downto 0);
            Data Add: inout std logic vector(31 downto 0);
            GCLK, RESET : in std logic;
            IntREQ : in std logic;
            IntACK : inout std logic;
            Sync : out std logic;
            MW : inout std_logic;
            MR : inout std logic);
end uc;
architecture Behavioral of uc is
      component RISC
          Port ( Inst : in std_logic_vector(31 downto 0);
                 Inst Add : out std logic vector(31 downto 0);
                 BSel : out std logic vector(3 downto 0);
                 Data: inout std logic vector(31 downto 0);
                 Data Add: out std logic vector(31 downto 0);
                 CLK, RESET, IntREQ : in std logic;
                 IntACK : inout std logic;
                 IntADD : in std logic vector(2 downto 0);
                 MW : inout std logic;
                 MR : inout std logic);
      end component;
      component ROM
          Port ( Add In : in std logic vector(7 downto 0);
                 Data Out : out std logic vector(31 downto 0));
      end component;
      component RAM32x32S 1
            port( WE, WCLK, CS : in std_logic;
                  BSel : in std logic vector(3 downto 0);
                  A : in std logic vector(4 downto 0);
                  D : inout std logic vector(31 downto 0)
            );
      end component;
      component BUFE3
            port( E : in std logic;
                  I : in std logic vector(2 downto 0);
                  O : out std logic vector(2 downto 0)
            );
```


```
end component;
      signal Inst : std logic vector(31 downto 0);
      signal Inst Add : std logic vector(31 downto 0);
      signal Data Add RISC: std logic vector(31 downto 0);
      signal CLK : std logic;
      signal CTR : std logic vector(1 downto 0);
      signal Mem Sel, IO Sel : std logic;
      signal BSel : std logic vector(3 downto 0);
      signal IntADD : std logic vector(2 downto 0);
      signal MRW : std logic;
begin
      -- Clock divide by 2
      two bit counter: process(GCLK, CTR, RESET) begin
            if(RESET = '1') then
                  CTR <= "00";
            elsif(GCLK'EVENT AND GCLK = '1') then
                  CTR \leftarrow CTR + 1;
            end if;
      end process;
      CLK <= CTR(1);
      Sync <= CTR(1);
      RISC uP : RISC port map (IntREQ=>IntREQ, IntACK=>IntACK,
                Inst=>Inst, Inst Add=>Inst Add, BSel=>BSel, Data=>Data,
                Data Add=>Data Add RISC, CLK=>CLK, RESET=>RESET,
                IntADD=>IntADD, MW=>MW, MR=>MR);
      MRW <= MR OR MW;
      TBuf IntADD: BUFE3 port map (E=>MRW,
            I=>Data Add RISC(2 downto 0), O=>Data Add(2 downto 0));
      Data Add(31 downto 3) <= Data Add RISC(31 downto 3);
      IntADD <= Data Add(2 downto 0);</pre>
      ROM PM : ROM port map (Add In=>Inst Add(7 downto 0),
               Data Out=>Inst);
      SRAM : RAM32x32S 1 port map (WE=>MW, WCLK=>CLK,
             CS=>Data Add RISC(7), BSel=>BSel,
             A=>Data Add RISC(6 downto 2), D=>Data);
end Behavioral;
```

Simbol :



## Listing Komponen Pengontrol Input/Output

```
Buffer 3 dan 8
Nama File :
                Bufe3.vhd
Hirarki :
                 # BUFE3
Fungsi
                 Buffer bus alamat
           :
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity BUFE3 is
     port( E : in std logic;
            I: in std logic vector(2 downto 0);
           O : out std logic vector(2 downto 0)
      );
end BUFE3;
architecture Behavioral of BUFE3 is
      component BUFE
           port( E : in std logic;
                 I : in std logic;
                 O : out std logic
            );
      end component;
begin
     bit00 : BUFE port map (E=>E, I=>I(0), O=>O(0));
     bit01 : BUFE port map (E=>E, I=>I(1), O=>O(1));
     bit02 : BUFE port map (E=>E, I=>I(2), O=>O(2));
end Behavioral;
Simbol
                               bufe3
```




### Animasi LED

```
Nama File : Animasi_LED.vhd
Hirarki : # Animasi_LED
|
+-> # BUFE3
|
+-> # BUFE8
```

```
Pengontrol input/output untuk melakukan pengujian
Program
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Animasi LED is
      port( Data : inout std_logic_vector(7 downto 0);
            Data Add: inout std logic vector(3 downto 0);
            CLK, WE : in std logic;
            IntACK : in std logic;
            RESET: inout std logic;
            IntREQ : out std logic;
            LED: out std logic vector(15 downto 0);
            Btn0, Btn1, Btn2, BtnE : in std logic;
            Switch : in std logic vector(7 downto 0)
      );
end Animasi LED;
architecture Behavioral of Animasi LED is
      component BUFE8
            port( E : in std logic;
                  I: in std logic vector(7 downto 0);
                  O : out std logic vector(7 downto 0)
            );
      end component;
      component BUFE3
            port( E : in std logic;
                  I : in std logic vector(2 downto 0);
                  O : out std logic vector(2 downto 0)
            );
      end component;
      signal WE tmp : std logic;
      signal IntADD : std logic vector(2 downto 0);
      signal ADD : std logic vector(3 downto 0);
      signal IO_Data_Out, IO_Data In : std logic vector(7 downto 0);
begin
      -- TBuf Data
      WE tmp <= (NOT WE) AND Data Add(3);
      TBuf Data: BUFE8 port map (E=>WE tmp, I=>IO Data Out, O=>Data);
      IO Data In <= Data;</pre>
      Switch Input: process(Switch, Btn2) begin
            if (Btn2'EVENT AND Btn2 = '1') then
                  IO Data Out <= Switch;</pre>
            end if;
      end process;
```

```
-- TBuf Address
      TBuf IntADD : BUFE3 port map (E=>IntACK, I=>IntADD,
                     O=>Data Add(2 downto 0));
      ADD <= Data Add;
      -- LED Control
      LED Ctrl: process(WE, ADD, CLK, IO Data In, RESET) begin
             if (WE = '1' AND ADD = "1000") then
                   if(CLK'EVENT AND CLK = '0') then
                         LED(7 downto 0) <= NOT(IO Data In);</pre>
                   end if;
            elsif(WE = '1' AND ADD = "1001") then
                   if(CLK'EVENT AND CLK = '0') then
                         LED(15 downto 8) <= NOT(IO Data In);</pre>
                   end if;
            end if;
             if(RESET = '1') then
                   LED(15 downto 0) <= (others => '1');
            end if;
      end process;
      -- Intertupt Control
      Interrupt_Request : process(Btn1, Btn2) begin
            if(Btn1 = '1') OR (Btn2 = '1')) then
                   IntREQ <= '1';</pre>
            else
                   IntREQ <= '0';</pre>
            end if;
      end process;
      Int_Ctrl : process(Btn1, Btn2, IntACK) begin
             if((Btn1 = '1') AND (IntACK = '1')) then
                   IntADD <= "001";</pre>
             elsif((Btn2 = '1') AND (IntACK = '1')) then
                   IntADD <= "010";</pre>
            else
                   IntADD <= "000";</pre>
            end if;
      end process;
      RESET <= Btn0 AND BtnE;
end Behavioral;
```

Simbol :



#### File Constrain

### **FPGA**

```
Nama File : uC.ucf
NET "Data<0>" LOC = "P41";
NET "Data<1>" LOC = "P37";
NET "Data<2>" LOC = "P43";
NET "Data<3>" LOC = "P42";
NET "Data<4>" LOC = "P45";
NET "Data<5>" LOC = "P44";
NET "Data<6>" LOC = "P47";
NET "Data<7>" LOC = "P46";
NET "Data<8>" LOC = "P181";
NET "Data<9>" LOC = "P180";
NET "Data<10>" LOC = "P179";
NET "Data<11>" LOC = "P178";
NET "Data<12>" LOC = "P176";
NET "Data<13>" LOC = "P175";
NET "Data<14>" LOC = "P174";
NET "Data<15>" LOC = "P173";
NET "Data<16>" LOC = "P172";
NET "Data<17>" LOC = "P168";
NET "Data<18>" LOC = "P167";
NET "Data<19>" LOC = "P166";
NET "Data<20>" LOC = "P165";
NET "Data<21>" LOC = "P164";
NET "Data<22>" LOC = "P163";
NET "Data<23>" LOC = "P162";
NET "Data<24>" LOC = "P161";
NET "Data<25>" LOC = "P160";
NET "Data<26>" LOC = "P154";
NET "Data<27>" LOC = "P152";
NET "Data<28>" LOC = "P151";
NET "Data<29>" LOC = "P150";
NET "Data<30>" LOC = "P149";
NET "Data<31>" LOC = "P148";
NET "Data Add<0>" LOC = "P59";
NET "data add<1>" LOC = "P62";
NET "data add<2>" LOC = "P61";
NET "data add<3>" LOC = "P138";
NET "Data Add<4>" LOC = "P141";
NET "Data Add<5>" LOC = "P140";
NET "Data Add<6>" LOC = "P139";
NET "Data Add<7>" LOC = "P67";
NET "Data Add<8>" LOC = "P136";
NET "Data Add<9>" LOC = "P135";
NET "Data Add<10>" LOC = "P134";
NET "Data Add<11>" LOC = "P133";
NET "Data Add<12>" LOC = "P132";
NET "Data_Add<13>" LOC = "P129";
NET "Data Add<14>" LOC = "P127";
NET "Data Add<15>" LOC = "P125";
NET "Data Add<16>" LOC = "P126";
NET "Data Add<17>" LOC = "P122";
```

```
NET "Data Add<18>" LOC = "P123";
NET "Data Add<19>" LOC = "P120";
NET "Data_Add<20>" LOC = "P121";
NET "Data Add<21>" LOC = "P115";
NET "Data Add<22>" LOC = "P119";
NET "Data Add<23>" LOC = "P113";
NET "Data Add<24>" LOC = "P114";
NET "Data Add<25>" LOC = "P111";
NET "Data Add<26>" LOC = "P112";
NET "Data Add<27>" LOC = "P109";
NET "Data_Add<28>" LOC = "P110";
NET "Data Add<29>" LOC = "P102";
NET "data add<30>" LOC = "P188";
NET "data add<31>" LOC = "P187";
NET "reset" LOC = "P63";
NET "gclk" LOC = "P80";
NET "intack" LOC = "P69";
NET "sync" LOC = "P49";
NET "MW" LOC = "P48";
NET "intreq" LOC = "P58";
```

#### **CPLD**

```
Nama File : Animasil_LED.ucf
```

```
NET "btn0" LOC = "P84";
NET "btn1" LOC = "P47";
NET "btn2" LOC = "P66";
NET "btne" LOC = "P54";
NET "clk" LOC = "P13";
NET "data<0>" LOC = "P11";
NET "data<1>" LOC = "P7";
NET "data<2>" LOC = "P6";
NET "data<3>" LOC = "P5";
NET "data<4>" LOC = "P4";
NET "data<5>" LOC = "P3";
NET "data<6>" LOC = "P2";
NET "data<7>" LOC = "P1";
NET "data add<0>" LOC = "P83";
NET "data add<1>" LOC = "P81";
NET "data add<2>" LOC = "P80";
NET "data add<3>" LOC = "P79";
NET "intreq" LOC = "P76";
NET "led<0>" LOC = "P82";
NET "led<1>" LOC = "P12";
NET "led<2>" LOC = "P14";
NET "led<3>" LOC = "P15";
NET "led<4>" LOC = "P17";
NET "led<5>" LOC = "P18";
NET "led<6>" LOC = "P19";
NET "led<7>" LOC = "P20";
NET "led<8>" LOC = "P63";
NET "led<9>" LOC = "P69";
NET "led<10>" LOC = "P67";
NET "led<11>" LOC = "P68";
```

```
NET "led<12>" LOC = "P70";
NET "led<13>" LOC = "P71";
NET "led<14>" LOC = "P72";
NET "led<15>" LOC = "P74";
NET "reset" LOC = "P77";
NET "we" LOC = "P9";
NET "we" LOC = "P9";
NET "switch<0>" LOC = "P75";
NET "switch<1>" LOC = "P40";
NET "switch<2>" LOC = "P40";
NET "switch<3>" LOC = "P41";
NET "switch<4>" LOC = "P43";
NET "switch<5>" LOC = "P45";
NET "switch<6>" LOC = "P44";
NET "switch<6>" LOC = "P44";
NET "switch<6>" LOC = "P44";
NET "switch<7>" LOC = "P46";
```

#### Source Code Assembler

```
Nama File : asm.c
     File Name : asm0 81.c
     Function : Assembler
     Writen by : 1411v
     Writen Date: November, 1st 2003
     Revision Date : July, 9th 2004
     Version : 0.81
    My Home Page : www.1411v.com
    Mail ME at : 1411v@yahoo.com
    Limitation :
     1. Label started with 'under score' ( ) and maximum 25
         character.
     2. Comment can't given.
     3. Write all instruction Up Case.
     4. Each instruction sparate by one ENTER (don't give blank
        line).
     5. TABULATION not allowed.
      6. Give one space after Coma (,).
      7. Immediate beginning with Sharp (#) and ending with 'h'
        character.
     8. Write Register with two digits (ex. R01, R09, R21).
     For example:
         start:
        ADD R01, R02, R29
        SUB R03, R20, #AC34h
        JMP start:
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
/* OperandType */
#define RD RA RB
#define RD RA IMM
#define RD RA
#define RD IMM
#define RD
#define RA RB
#define RB
#define TARGET
                   7
#define RA RB IMM
#define NONE
/* Link and No Link instruction */
#define NO LINK 0
#define LINK
typedef unsigned short USHORT;
/* Instruction Definition */
```

```
struct inst def {
  char mnemonic[5];
  char opcode[7];
  USHORT operand type;
  USHORT mnemonic length;
  USHORT link;
  struct inst def *next;
}*inst head = NULL, *inst tail, *inst cur;
/* Label Definition */
struct label def {
  char label[25]; // name of label
  int label add; // label address
  struct label def *next;
}*label head = NULL, *label tail, *label cur;
/* Pointer to Assembly and Bits file */
FILE *ASM FILE, *BIT FILE;
void HEXchar to BINchar(char HEX, char *BIN);
void regDEC to regBIN(char *reg dec, char *reg bin);
void print program information();
void argument validation(int argc);
void inst colect(char mnemonic[5], char opcode[7], \
  USHORT operand type, USHORT mnemonic length, USHORT link);
void instruction definition();
void label scanning();
void get mnemonic(int cur p, char *mnemonic);
int its label(char *mnemonic, int *cur p);
int get inst def(char *mnemonic);
void get_opcode(char *instruction, int *cur p);
void cmp_label(char *label_get, int inst_cnt, char *add_hex);
void operand decode(char *instruction, int *cur p, int inst cnt);
void cur p calibrate(int *cur p);
int main(int argc, char *argv[]) {
   /* 'mnemonic' geted from user assembly program. */
  char mnemonic[5];
   /* 'instruction' consist of 32 bit instruction. */
  char instruction[32];
  /* Cursosr Pointer at user assembly file. */
  int cur p = 0;
   /* Counting a number of instruction. Used to know the location of \setminus
   * a label. The value start from zero (0). */
  int inst cnt = 0;
   /* Line Feed */
  char LINE FEED[1] = \{0xA\};
   /* ASM FILE : input file content of user assembly program (code).
   * BIT FILE : output file content of 32 bits instruction. Copy \
               this content to 'rom.vhd' file and give the address \
               for each instruction. */
```

```
ASM FILE = fopen(arqv[1], "rb");
   BIT FILE = fopen(argv[2], "wb");
   /* Print a information about the making of this assembler. */
   print program information();
   /* Check for argument that transfered. */
   argument validation(argc);
   /* Definite all instruction that used. */
   instruction definition();
   /* Scan all label that apear in user assembly program. */
   label scanning();
   /* Looping to decode each instruction from user assembly \
   * program. */
   do {
     /* Get a mnemonic (start of instruction) from user assembly \setminus
      * program. */
     get mnemonic(cur p, mnemonic);
      /* If a array of character that fetched is a label (not a \
      * mnemonic), continue to next instruction. */
     if(its label(mnemonic, &cur p)) continue;
      /* Get instruction definition from mnemonic that fetched. */
     if(!get inst def(mnemonic)) exit(1);
     /* Get opcode from the mnemonic. */
     get opcode(instruction, &cur p);
     /* Decode all operand for each instruction that feached. */
     operand decode (instruction, &cur p, inst cnt);
     /* Write 32 instruction bits to Target FILE (BIT FILE). */
     fwrite(instruction, 32, 1, BIT_FILE);
     fwrite(LINE_FEED, 1, 1, BIT_FILE); // New Line
     /* Cursor Pointer calibration to fetch next instruction. */
     cur p calibrate(&cur p);
     /* Increase the Instruction Counter. */
     inst cnt++;
   }while(!feof(ASM FILE));
   /* Close FILE. */
   fclose(ASM FILE);
   fclose(BIT FILE);
   printf("SUCCESS...Generated Complete !\n");
   exit(0);
void HEXchar to BINchar(char HEX, char *BIN) {
   switch(HEX) {
     case '0' : strcpy(BIN, "0000"); break;
     case '1' : strcpy(BIN, "0001"); break;
     case '2' : strcpy(BIN, "0010"); break;
     case '3' : strcpy(BIN, "0011"); break;
     case '4' : strcpy(BIN, "0100"); break;
     case '5' : strcpy(BIN, "0101"); break;
     case '6' : strcpy(BIN, "0110"); break;
     case '7' : strcpy(BIN, "0111"); break;
```

}

```
case '8' : strcpy(BIN, "1000"); break;
      case '9' : strcpy(BIN, "1001"); break;
      case 'A' : strcpy(BIN, "1010"); break;
      case 'a' : strcpy(BIN, "1010"); break;
      case 'B' : strcpy(BIN, "1011"); break;
      case 'b' : strcpy(BIN, "1010"); break;
      case 'C' : strcpy(BIN, "1100"); break;
      case 'c' : strcpy(BIN, "1010"); break;
      case 'D' : strcpy(BIN, "1101"); break;
      case 'd' : strcpy(BIN, "1010"); break;
      case 'E' : strcpy(BIN, "1110"); break;
      case 'e' : strcpy(BIN, "1010"); break;
      case 'F' : strcpy(BIN, "1111"); break;
      case 'f' : strcpy(BIN, "1010"); break;
      default : strcpv(BIN, "0000");
}
void regDEC to regBIN(char *reg dec, char *reg bin) {
   int reg, reg int[2], reg mod;
   int i;
   /* 'reg dec' allways like this: R12. Take the 12 then convert the \setminus
    * '1' and '2' character to '1' and '2' integer (just subtract it \setminus
   * with 30h). Put the result at 'reg int' variable. */
   reg_int[0] = reg_dec[1] - 0X30;
   reg int[1] = reg dec[2] - 0X30;
   /* \overline{\text{Combine}} the 'reg int[0]' and 'reg int[1]' then put it at \
   * 'req'. */
   req = (reg int[0] * 10) + reg int[1];
   /* Convert the 'reg' to biner character and put it on 'reg bin'. \
     Just loop four times because the maximum value of 'reg' is \setminus
    * 31. */
   for(i=4; i>=0; i--) {
      req mod = req % 2;
      if(reg mod == 0) reg bin[i] = '0';
      else
                       reg_bin[i] = '1';
      reg /= 2;
   }
}
void print program information() {
   printf("*** Assembler ***\n");
   printf("Writen by
                      : 1411v\n");
   printf("Writen Date : November, 1st 2003\n");
   printf("Revision Date : July, 9th 2004\n");
                    : 0.81\n");
   printf("Version
   printf("My Home Page : www.l411v.com\n");
   printf("Mail Me at : 1411v@yahoo.com\n...\n\n");
void argument validation(int argc) {
   if(argc != 3) {
      printf("ERROR...Program Argument !\n");
      printf("Example : ASM [ASM FILE] [BIT FILE] <enter>\n");
      exit(1);
   }
}
```

```
void inst colect(char mnemonic[5], char opcode[7], \
        USHORT operand type, USHORT mnemonic length, USHORT link) {
    /* Make a new data structure. */
    inst cur = (struct inst def*) malloc(sizeof(struct inst def));
    /* Copy the information that geted from Infromation Definition.
    strcpy(inst cur->mnemonic, mnemonic);
    strcpy(inst cur->opcode, opcode);
    inst cur->operand type = operand type;
    inst cur->mnemonic length = mnemonic length;
    inst cur->link = link;
    /* Put the new data structure at the end of link list. */
    if(inst head == NULL) {
        inst head = inst tail = inst cur;
        inst tail->next = NULL;
    }
    else {
        inst tail->next = inst cur;
        inst tail = inst cur;
        inst tail->next = NULL;
}
void instruction definition() {
    /*-----
                                                    MnemonicLength
            Mnemonic OpCode OperandType | LinkInst.
     inst_colect("ADD" , "000000", RD RA RB , 3, NO LINK);
    inst colect("ADI" , "000001", RD RA IMM, 3, NO LINK);
    inst colect("ADIU", "000010", RD_RA_IMM, 4, NO_LINK);
    inst_colect("SUB" , "000011", RD_RA_RB , 3, NO_LINK);
inst_colect("SBI" , "000100", RD_RA_IMM, 3, NO_LINK);
inst_colect("SBIU", "000101", RD_RA_IMM, 4, NO_LINK);
inst_colect("SBIU", "0001110", RD_RA_IMM, 4, NO_LINK);
    inst_colect("AND" , "000110", RD_RA_RB , 3, NO_LINK);
    inst_colect("ANDI", "000111", RD_RA_IMM, 4, NO_LINK);
    inst_colect("OR" , "001000", RD_RA_RB , 2, NO_LINK);
    inst_colect("ORI" , "001001", RD_RA_IMM, 3, NO_LINK);
inst_colect("XOR" , "001010", RD_RA_RB , 3, NO_LINK);
inst_colect("XORI", "001011", RD_RA_IMM, 4, NO_LINK);
    inst_colect("NOR" , "001100", RD_RA_RB , 3, NO_LINK);
inst_colect("NORI", "001101", RD_RA_IMM, 4, NO_LINK);
    inst colect("SLR" , "001110", RD RA IMM, 3, NO LINK);
    inst colect("SLRV", "001111", RD RA_RB , 4, NO_LINK);
    inst_colect("SLL" , "010000", RD_RA_IMM, 3, NO_LINK);
    inst colect("SLLV", "010001", RD_RA_RB , 4, NO_LINK);
    inst_colect("SAR" , "010010", RD_RA_IMM, 3, NO_LINK);
inst_colect("SARV", "010011", RD_RA_RB , 4, NO_LINK);
   inst_colect("SARV", "010011", RD_RA_RB , 4, NO_LINK);
inst_colect("LUI" , "010100", RD_IMM , 3, NO_LINK);
inst_colect("LA" , "010101", RD , 2, NO_LINK);
inst_colect("SB" , "010110", RA_RB , 2, NO_LINK);
inst_colect("SH" , "010111", RA_RB , 2, NO_LINK);
inst_colect("SW" , "011000", RA_RB , 2, NO_LINK);
inst_colect("LB" , "011001", RD_RA , 2, NO_LINK);
inst_colect("LH" , "011010", RD_RA , 2, NO_LINK);
inst_colect("LW" , "011011", RD_RA , 2, NO_LINK);
inst_colect("SLT" , "011100", RD_RA_RB , 3, NO_LINK);
```

```
inst colect("SLTI", "011101", RD RA IMM, 4, NO LINK);
   inst_colect("BHE" , "100010", RA_RB_IMM, 3, NO_LINK);
inst_colect("BG" , "100011", RA_RB_IMM, 2, NO_LINK);
   inst_colect("BGE" , "100100", RA_RB_IMM, 3, NO_LINK);
   inst_colect('BGE', '100100', RA_RB_IMM', 3, NO_BINK);
inst_colect("JMP", "100101", TARGET , 3, NO_LINK);
inst_colect("JL", "100110", TARGET , 2, LINK);
inst_colect("JR", "100111", RB , 2, NO_LINK);
inst_colect("JRL", "101000", RB , 3, LINK);
}
void label scanning() {
   int cur p = 0;
   int inst cnt = 0;
   char inst char;
   /* The labael must be start with 'under score' ( ). */
       inst char = ' \ 0';
       /* Get the next character. */
       fseek (ASM FILE, cur p, SEEK SET);
       if(feof(ASM FILE)) exit(0);
       cur p++;
       inst char = fgetc(ASM FILE);
       /* Its a next or first insturction. */
       if (inst char == 0xA \mid \mid cur p == 1) {
          if(cur p == 1) cur p -= 1;
        /* Get the character and compare it with under score ' ' that
         * mean it is a LABEL. */
          fseek(ASM_FILE, cur_p, SEEK SET);
          inst char = fgetc(ASM FILE);
          if (cur p == 0) cur p += 1;
          if(inst char == ' ') {
              /* Alocate memory for new structure of label definition. */
              label cur = (struct label def*) malloc(sizeof(struct \
              label def));
              fseek (ASM FILE, cur p-1, SEEK SET);
              fscanf(ASM FILE, "%s", label cur->label);
              label cur->label add = inst cnt;
              /* Connect the label link list. */
              if(label head == NULL) {
                 label head = label tail = label cur;
                 label tail->next = NULL;
              else {
                 label tail->next = label cur;
                 label tail = label cur;
                 label tail->next = NULL;
```

```
}
            /* Pass the current label and go to next character. */
            if(cur p == 1) inst cnt++;
            inst cnt--;
            cur p += strlen(label cur->label);
         inst cnt++;
   }while(!feof(ASM FILE));
void get mnemonic(int cur p, char *mnemonic) {
   /* Get Mnemonic. */
   fseek(ASM FILE, cur p, SEEK SET); // Redy to fetching position
   fscanf(ASM FILE, "%s", mnemonic); // and ... read the mnemonic
   /* Its END of FILE ??? */
   if(feof(ASM FILE)) {
      printf("SUCCESS...Generated Complete !\n");
      exit(0);
   }
}
int its label(char *mnemonic, int *cur p) {
   /* Its LABEL ??? (Label started with under score (' ')). */
   if(mnemonic[0] == ' ') {
      *cur p += strlen(mnemonic) + 1;
      return(1);
   return(0);
int get inst def(char *mnemonic) {
   /* Set the Current Instruction (inst cur) to Instruction Head \setminus
   * (inst head). */
   inst cur = inst head;
   /* If mnemonic that fetch from user assembly program equal to \
   * mnemonic at Instruction Collection (inst colect) then stop, \setminus
    * else print out ERROR message. */
   while(1) {
      if(!strcmp(inst cur->mnemonic, mnemonic))
         return(1);
      else if(inst cur->next == NULL) {
         printf("ERROR : Instruction \"%s\" unrecognize.\n", mnemonic);
         return(0);
      else
         inst cur = inst cur->next;
   };
void get opcode(char *instruction, int *cur p) {
   int i;
   /* Insert Opcode to 32 bits Instruction. */
   for(i=0; i<=5; i++) {
      instruction[i] = inst cur->opcode[i];
   }
```

```
/st Go to First Operand with pass the mnemonic and one space. st/
   *cur p += (inst cur->mnemonic length + 1);
   fseek(ASM FILE, *cur p, SEEK SET);
void cmp label(char *label get, int inst cnt, char *add hex) {
   unsigned long delta add; // delta address
   int tmp;
                             // calculation tmeporary
   USHORT cnt;
                             // cnt = 4 if branch and cnt = 7 if jump
   /* Compare label get with the colection of label from HEAD to \
   * TAIL. */
   label cur = label head;
   while(1) {
      if(strcmp(label get, label cur->label) == 0) {
       /* Label is indentify so calculate the address. */
       if(inst_cnt < label_cur->label_add)
            delta add = label cur->label add - inst cnt - 1;
          /* -1 for 28 bit is 268435455 (unsign) where maximum bits \setminus
           * for branch and target is 16 and 26 bits. */
          delta add = 268435455 - (inst cnt - label cur->label add);
          break;
      else if(label cur->next == NULL) {
        printf("ERROR : Unrecognize label \"%s\".\n", label get);
         exit(1);
      }
      else
         label cur = label cur->next;
   }
   if(inst cur->operand type == RA RB IMM)
      cnt = 4; // branch
   else
      cnt = 7; // jump
   for(i=0; i<cnt; i++) {
      tmp = delta add % 16;
      if(tmp \ll 9)
         add hex[cnt-i] = (char)tmp + '0'; // 0 - 9
      else
         add hex[cnt-i] = ((char)tmp - 10) + 'A'; // A - F
      delta add /= 16;
   }
}
void operand decode(char *instruction, int *cur p, int inst cnt) {
   USHORT i, j;
   USHORT loop operand;
   USHORT Toop_operand,
char reg_dec[5], reg_bin[5];
                                        // reg_dec ( RXX,@ )
                                         // imm_hex ( #XXXXh@ )
   char imm hex[7], imm bin[4];
   char target hex[10], target bin[4];  // target hex ( #XXXXXXXh@ )
   char branch bin[16];
   char label get[25];
```

```
// loop three time to make sure that all operand fetched
     for(loop operand=0; loop operand<=2; loop operand++) {</pre>
        // Get RD (Destenition Register)
        if((inst cur->operand type==RD RA RB && loop operand==0) ||
           (inst cur->operand type==RD RA IMM && loop operand==0) ||
           (inst cur->operand type==RD RA && loop operand==0) ||
           (inst cur->operand type==RD IMM
                                           && loop operand==0) ||
           (inst cur->operand type==RD
                                        && loop operand==0)) {
           fscanf(ASM FILE, "%s", reg dec);
           regDEC to regBIN(reg dec, reg bin);
           for (i=6; i \le 10; i++) instruction[i] = reg bin[i-6];
           // Go to Next Operand
           *cur p += 5;
           fseek(ASM FILE, *cur p, SEEK SET);
        else if((inst cur->operand type==RA RB && loop operand==0) ||
                 (inst cur->operand type==RB
                                            && loop operand==0)) {
            strcpy(reg bin, "00000");
            for (i=6; i \le 10; i++) instruction[i] = reg bin[i-6];
        }
        // Get RA (Source Register A)
        if((inst cur->operand type== RD RA RB && loop operand==1) ||
           (inst_cur->operand_type==RD_RA_IMM && loop_operand==1) ||
           (inst cur->operand type==RA RB
                                           && loop operand==0) ||
           (inst cur->operand type==RA RB IMM && loop operand==0)) {
           fscanf(ASM FILE, "%s", reg dec);
           regDEC to regBIN(reg dec, reg bin);
           for(i=11; i<=15; i++) instruction[i] = reg bin[i-11];</pre>
           // Go to Next Operand
          *cur p += 5;
           fseek(ASM FILE, *cur p, SEEK SET);
        else if((inst cur->operand type==RD IMM && loop operand==0) ||
                (inst cur->operand type==RD && loop operand==0) ||
                (inst cur->operand type==RB
                                             && loop operand==0)) {
           strcpy(reg bin, "00000");
           for (i=11; i \le 15; i++) instruction [i] = reg bin [i-11];
        // Get RB (Source Register B)
      if((inst cur->operand type == RD RA RB && loop operand == 2) ||
           (inst cur->operand type == RB
                                             && loop operand == 0)
(inst cur->operand type == RA RB IMM && loop operand == 1))
{
           fscanf(ASM FILE, "%s", reg dec);
         regDEC to regBIN(reg dec, reg bin);
         for (i=16; i \le 20; i++) instruction[i] = reg bin[i-16];
```

```
// Go to Next Operand
          *cur p += 5;
          fseek (ASM FILE, *cur p, SEEK SET);
       // Get Immediate
         if((inst cur->operand type == RD RA IMM && loop operand == 2)
| |
                                                 && loop operand == 1))
            (inst cur->operand type == RD IMM
{
            fscanf(ASM FILE, "%s", imm hex);
            for(i=1; i<=4; i++) {
               HEXchar to BINchar(imm hex[i], imm bin);
             for (j=0; j <= 3; j++) instruction [16+((i-1)*4)+j] =
imm bin[j];
          // Go to Next Operand
          *cur p += 7;
          fseek(ASM FILE, *cur p, SEEK SET);
       else if((inst cur->operand type == RD RA && loop operand == 0)
| \cdot |
                 0)) {
            for(i=16; i<=31; i++) instruction[i] = '0';
       // Get Immediate for Branch Target
       if((inst cur->operand type == RA RB IMM && loop operand == 2)) {
          fscanf(ASM FILE, "%s", label get);
          cmp label(label get, inst cnt, imm hex);
          //fscanf(ASM FILE, "%s", imm hex);
          for(i=1; i<=4; i++) {
             HEXchar to BINchar(imm hex[i], imm bin);
             for (j=0; j \le 3; j++) branch bin [((i-1)*4) + j] =
imm bin[j];
          instruction[6] = branch bin[0];
          instruction[7] = branch_bin[1];
instruction[8] = branch_bin[2];
          instruction[9] = branch bin[3];
          instruction[10] = branch bin[4];
          for(i=1; i<=11; i++) instruction[20+i] = branch bin[4+i];</pre>
          // Go to Next Operand
          *cur p += strlen(label get) + 1;
          fseek (ASM FILE, *cur p, SEEK SET);
       // Get Target
```

```
if((inst cur->operand type == TARGET && loop operand == 0)) {
            fscanf(ASM FILE, "%s", label get);
          cmp label(label get, inst cnt, target hex);
          for(i=1; i<=7; i++) {
             HEXchar to BINchar(target hex[i], target bin);
             for (j=0; j <=3; j++) {
               if(i == 1) {
                instruction[6] = target bin[2];
                instruction[7] = target bin[3];
                j = 4;
              }
              else
                instruction[8 + ((i-2)*4) + j] = target bin[j];
          }
          // Go to Next Operand
          *cur p += strlen(label get) + 1;
          fseek(ASM FILE, *cur p, SEEK SET);
       }
       // Unused : Instruction[21 to 31] = '0'
       if((inst cur->operand type == RD RA RB && loop operand == 0) ||
            (inst cur->operand type == RA RB     && loop operand == 0)
(inst cur->operand type == RB
                                          && loop operand == 0))
{
          for(i=21; i<=31; i++) instruction[i] = '0';
       }
       // Operand Type 9 -> Interrupt
       if(inst cur->operand type == NONE && loop operand == 0)
          for (i=6; i \le 31; i++) instruction [i] = 0;
       // JL dan JRL Instruction where PC value saved in R31
       if(inst cur->link)
          for (i=6; i \le 10; i++) instruction [i] = '1';
      } // end for (operand decode)
void cur p calibrate(int *cur p) {
  /* 'cur p' for operand type that ended with register (RD, RA, or RB)
must \
    * be subtract by 1. */
   switch (inst cur->operand type) {
      case RD RA RB : *cur p -= 1; break;
     case RD_RA : *cur_p -= 1; break;
                   : *cur p -= 1; break;
     case RD
     default : *cur p -= 0;
   }
```

}

# Rangkuman Laporan Hasil Sintesis

				Synth	esize						
Vampanan	Slice	FF	4 input LUT	IOB	T-		Tin	ning Rep	ort		
Komponen	Silce	ГГ			BUF	Prd.	Freq.	IAT	ORT	CPD	
	Multiplexer										
	1		1	4						8.	
mux2x1	(0%)		(0%)	(2%)						063	
216	9		16	49						9.	
mux2x16	(0%)		(0%)	(34%)						548	
mux2x32	18		32	97						10.	

	(0%)		(0%)	(67%)					448
mux4x1	1 (0%)		2 (0%)	7 (4%)				 	8. 549
mux4x16	16 (0%)		32 (0%)	82 (56%)				 	10. 763
mux4x32	32 (1%)		64 (1%)	162 (112%)				 	12. 203
mux16x1	5 (0%)		9 (0%)	21 (14%)				 	11. 088
mux16x16	73 (3%)		144 (3%)	276 (191%)				 	19. 557
mux16x32	133 (5%)		264 (5%)	548 (380%)				 	20. 230
mux32x1	9 (0%)		18 (0%)	38 (26%)				 	12. 078
mux32x16	137 (5%)		272 (5%)	533 (370%)				 	20. 566
mux32x32	265 (11%)		528 (11%)	1061 (736%)				 	20. 611
		•		Ado	der		•		
adder32_lib	16 (0%)		32 (0%)	98 (68%)				 	10. 402
adder32_cl	58 (2%)		101 (2%)	98 (68%)				 	60. 857
adder32_cs	63 (2%)		109 (2%)	98 (68%)				 	41. 642
adder32_rc	42 (1%)		73 (1%)	98 (68%)				 	63. 116
				Adder dan	Subtracto	r			
addsub32 lib all	54 (2%)		100 (2%)	101 (70%)				 	17. 782
addsub32 _lib_par	17 (0%)		34 (0%)	101 (70%)				 	16. 342
addsub32	81 (3%)		140 (2%)	101 (70%)				 	67. 985
addsub32	82 (3%)		143 (2%)	101 (70%)				 	45. 242
addsub32 _rc	61 (2%)		106 (2%)	101 (70%)				 	67. 706

	Synthesize											
Vommonon	Slice	FF	4 input	IOD	T-	Timing Report						
Komponen	Since	гг	LUT	IOB	BUF	Prd.	Freq.	IAT	ORT	CPD		
Shifter												
barrelshift	129		225	71						27.		
32_1	(5%)		(4%)	(49%)						67		
barrelshift	126		238	71						25.		
32_2	(5%)		(5%)	(49%)						492		
shifter 32	261		496	71						25.		
Silitei_32	(11%)		(9%)	(49%)						478		
Function Unit												
zero_	6		11	33						12.		
detector	(0%)		(0%)	(22%)						815		
logicunit32	18		32	98						10.		

	(0%)		(0%)	(68%)					448
alu	42		78	135					19.
aiu	(1%)		(1%)	(93%)			 	-	816
lui	0		0	48				6. 788 9. 832 9. 315	6.
	(0%)		(0%)	(33%)			 		479
function_	200		380	104			 		29.
unit	(8%)		(8%)	(72%)					077
function_	23		44	100			 		15.
unit_input	(0%)		(0%)	(69%)					901
				Registe	er File	T	T		
dec5 32	32		32	37			 		10.
	(1%)		(0%)	(25%)					763
load32	53		92	38			 		13.
	(2%)		(1%)	(26%)					886
reg1x32	18		32	66			 5.		
RE_1	(0%)		(0%)	(45%)			082		
register_file	1088	992	1145	113			 12.		20.
_ff	(46%)	(21%)	(24%)	(78%)			444		611
register_file	230		198	112			 3.		17.
_dpram	(9%)		(4%)	(77%)	C 1		004	315	486
	1 1			Register File	Gabung	an	l		0
const unit	1		1	49			 		9.
_	(0%)		(0%)	(34%)			2	1.0	719
register_file	265		262	163			 3.		19.
_gab	(11%)		(5%)	(113%)			004		070
register_file gab df	294		313	197			 3. 004	10. 899	20. 654
_gab_di	(12%)		(6%)	(136%) Contro	1 I India		004	899	034
	3		5	9	1 Ullit				10.
branch_ctrl	(0%)		(0%)	_			 		367
_	27		25	(6%)					10.
id	(1%)		(0%)	(35%)			 		764
Id test1	(170)		(070)	(3370)					/04
	4	1	7	16			7.	8.	11.
Interrupt_ ctrl	(0%)	(0%)	(0%)	(11%)			 620	8. 372	402
CIII	(0/0)	(0/0)	(0/0)	(11/0)			020	314	402

	Synthesize											
Komponen	Slice	FF	4 input	IOB	T-		Tin	ning Rep	ort			
Komponen	Silce	rr	LUT	ЮВ	BUF	Prd.	Freq.	IAT	ORT	CPD		
Register untuk Pipeline												
reg1x1	1	1		3				2.	6.			
regixi	(0%)	(0%)		(2%)				520	788			
reg1x2	1	2		5				2.	6.			
regraz	(0%)	(0%)		(3%)				520	788			
reg1x3	2	3		7				2.	6.			
icgixs	(0%)	(0%)		(4%)				520	788			
rag1v/	2	2		9				2.	6.			
reg1x4	(0%)	(0%)		(6%)				520	788			
reg1x5	3	5		11				2.	6.			
icgias	(0%)	(0%)		(7%)		-		520	788			

	1.5	26		52				2	(	
reg1x26	15 (0%)	26 (0%)		53 (36%)				2. 520	6. 788	
reg1x32	18	32		65				2.	6.	
	(0%)	(0%)		(45%)	100			520	7/88	
				Buf	fer	T	T	1	1	T
bufe32				65 (45%)						10. 587
bufe3				7 (4%)						8. 499
Prosesor RISC										
	770	315	1200	140		34.	28.	13.	27	17.
risc	(32%)	(6%)	(25%)	(97%)		678	942	707		027
	(32/0)	(0/0)	(2370)	SRA	AM	070	712	737	070	027
ram16x8s	8		8	21				2.	7	9.
_1	(0%)		(0%)	(14%)				599	731	475
ram32x32s	92		105	43					9.	14.
1	(3%)		(2%)	(29%)					315	074
_				Micro Co	ontroler					
- C 1	136	8	197	69	64	5.	192.		9.	
uc kosong	kosong (5%) (0%) (4%)	(47%)	(2%)	183	938		063			
uC 1	258	148	403	69	64	10.	99.		15.	
instruksi	(10%)	(3%)	(8%)	(47%)	(2%)	025	751		463	
C Tas41	894	337	1363	70	64	22.	44.	8.	27. 690 7. 731 9. 315 9. 063 15. 463 18. 183 26. 529 26. 124 18. 607 25. 944 25. 962	12.
uC Test1	(38%)	(7%)	(28%)	(48%)	(2%)	401	641	928	183	338
uC Test2	953	340	1480	70	64	33.	30.	10.	26.	13.
uc restz	(40%)	(7%)	(31%)	(48%)	(2%)	316	016	548	27. 690 7. 731 9. 315 9. 063 15. 463 18. 183 26. 529 26. 124 18. 607 25. 944 25.	958
uC Test3	919	338	1415	70	64	33.	30.	10.	26.	14.
uc rests	(39%)	(7%)	(30%)	(48%)	(2%)	316	016	773		183
uC Test4	955	349	1452	70	64	23.	42.	8.	18.	11.
uc Test4	(40%)	(7%)	(30%)	(48%)	(2%)	620	337	807		852
uC Test5	889	326	1363	70	64	33.	30.	12.		14.
uc resis	(37%)	(6%)	(28%)	(48%)	(2%)	316	016	087		003
uC Test6	987	350	1531	70	64	33.	29.	10.	27. 690 7. 731 9. 315 9. 063 15. 463 18. 183 26. 529 26. 124 18. 607 25. 944 25.	13.
uc resto	(41%)	(7%)	(32%)	(48%)	(2%)	712	663	431	962	796
	(41/0)									
uC Test7	775 (32%)	297 (6%)	1183 (25%)	69 (47%)	64 (2%)	22. 065	45. 321			

# Program Pengujian

```
OR R08, R06, R07
                        ;; R08 = 9ABC DEF0 h
ADD R09, R08, R03
                        ;; R09 = ACF1 3568 h
SUB R10, R08, R03
                        ;; R10 = 8888 8878 h
OR R11, R09, R03
                        ;; R11 = BEF5 7778 h
ORI R12, R10, #FF00h
                        ;; R12 = 8888 FF78 h
XOR R13, R10, R09
                        ;; R13 = 2479 BD10 h
XORI R14, R09, #F0F0h
                       ;; R14 = ACF1 C598 h
                        ;; R15 = DB86 42EF h
NOR R15, R13, R00
NORI R16, R13, #0000h
                        ;; R16 = DB86 42EF h
SLR R17, R01, #0002h
                        ;; R17 = 0000 048D h
SLRV R18, R11, R05
                        ;; R18 = 0000 BEF5 h
SAR R19, R15, #0011h
                        ;; R19 = FFFF EDC3 h
                        ;; R20 = FFFF DB86 h
SARV R20, R15, R05
LA R21
                        ;; R21 = 0000 0015 h
SBI R22, R04, #9234h
                        ;; R22 = 0000 0888 h
AND R23, R03, R08
                        ;; R23 = 1234 5670 h
LUI R24, #9876h
                        ;; R24 = 9876 0000 h
ANDI R26, R20, #AAAAh
                        ;; R26 = 0000 8A82 h
ADIU R25, R00, #0080h
                       ;; R25 = 0000 0080 h
SW R25, R00
SLR R01, R01, #0008h
SB R25, R01
SLR R02, R02, #0008h
SB R25, R02
SLR R03, R03, #0008h
SB R25, R03
SLR R04, R04, #0008h
SB R25, R04
SLR R05, R05, #0008h
SB R25, R05
SLR R06, R06, #0008h
SB R25, R06
SLR R07, R07, #0008h
SB R25, R07
SLR R08, R08, #0008h
SB R25, R08
SLR R09, R09, #0008h
SB R25, R09
SLR R10, R10, #0008h
SB R25, R10
SLR R11, R11, #0008h
SB R25, R11
SLR R12, R12, #0008h
SB R25, R12
SLR R13, R13, #0008h
SB R25, R13
SLR R14, R14, #0008h
SB R25, R14
SLR R15, R15, #0008h
SB R25, R15
SLR R16, R16, #0008h
SB R25, R16
SLR R17, R17, #0008h
SB R25, R17
SLR R18, R18, #0008h
SB R25, R18
```

SLR R19, R19, #0008h

SB R25, R19 SLR R20, R20, #0008h SB R25, R20 SLR R21, R21, #0008h SB R25, R21 SLR R22, R22, #0008h SB R25, R22 SLR R23, R23, #0008h SB R25, R23 SLR R24, R24, #0008h SB R25, R24 SLR R25, R25, #0008h SB R25, R25 SLR R26, R26, #0008h SB R25, R26

### Program 2

```
;; Nama File : Test2.asm
;; Test 2 : Test Instruksi Percabangan dan Set
LUI R01, #0FFFh
                        ;; R01 = 0FFF 0000 h
ORI R01, R01, #8006h
                       ;; R01 = 0FFF 8006 h
JR R01
                        ;; JMP ke 7
ADI R08, R00, #FFFFh
JMP #000000Dh
                        ;; JMP ke 19
ADI R09, R00, #FFFFh
ADI R02, R00, #6C0Dh
                        ;; R02 = 0000 6C0D h
SLT R04, R00, R01
                        ;; R04 = 0000 0001 h
ADI R03, R00, #FF04h
                        ;; R03 = FFFF FF04 h
                        ;; JMP ke 5
JRL R03
ADI R10, R00, #FFFFh
BE R00, R04, #0008h
                        ;; NO JMP
SLTI R05, R02, #8ACDh
                        ;; R05 = 0000 0000 h
SLTI R06, R02, #7ACDh
                        ;; R06 = 0000 0001 h
BH R05, R04, #0005h
                        ;; NO JMP
AND R07, R01, R03
                        ;; R07 = 0FFF 8004 h
BHE R04, R05, #0003h
                       ;; JMP ke 21
ADI R11, R00, #FFFFh
JL #FFFFFF8h
                        ;; JMP ke 12
ADI R12, R00, #FFFFh
ADIU R25, R00, #0080h
SB R25, R01
SLR R01, R01, #0008h
SB R25, R01
SLR R01, R01, #0008h
SB R25, R01
SLR R01, R01, #0008h
SB R25, R01
SB R25, R02
SLR R02, R02, #0008h
SB R25, R02
SLR R02, R02, #0008h
SB R25, R02
SLR R02, R02, #0008h
```

SB R25, R02 SB R25, R03 SLR R03, R03, #0008h SB R25, R03 SLR R03, R03, #0008h SB R25, R03 SLR R03, R03, #0008h SB R25, R03 SB R25, R04 SLR R04, R04, #0008h SB R25, R04 SLR R04, R04, #0008h SB R25, R04 SLR R04, R04, #0008h SB R25, R04 SB R25, R05 SLR R05, R05, #0008h SB R25, R05 SLR R05, R05, #0008h SB R25, R05 SLR R05, R05, #0008h SB R25, R05 SB R25, R06 SLR R06, R06, #0008h SB R25, R06 SLR R06, R06, #0008h SB R25, R06 SLR R06, R06, #0008h SB R25, R06 SB R25, R07 SLR R07, R07, #0008h SB R25, R07 SLR R07, R07, #0008h SB R25, R07 SLR R07, R07, #0008h SB R25, R07 SB R25, R08 SLR R08, R08, #0008h SB R25, R08 SLR R08, R08, #0008h SB R25, R08 SLR R08, R08, #0008h SB R25, R08 SB R25, R09 SLR R09, R09, #0008h SB R25, R09 SLR R09, R09, #0008h SB R25, R09 SLR R09, R09, #0008h SB R25, R09 SB R25, R10 SLR R10, R10, #0008h SB R25, R10 SLR R10, R10, #0008h SB R25, R10 SLR R10, R10, #0008h SB R25, R10

```
SB R25, R11

SLR R11, R11, #0008h

SB R25, R11

SLR R11, R11, #0008h

SB R25, R11

SLR R11, R11, #0008h

SB R25, R11

SB R25, R12

SLR R12, R12, #0008h

SB R25, R12
```

```
;; Nama File : Test3.asm
;; Test 3 : "Data Forwarding" dan "Branch Prediction"
ADIU R08, R00, #0080h ;; Store Address of IO (LED)
ADIU R01, R00, #1111h ;;R01 = 0000 1111
BE R01, R01, #0005h
                       ;;Lompat ke 0007
ADI R01, R00, #FFFFh
ADD R00, R00, R00
                             -NOP
                       ;;
ADD R00, R00, R00
                             -NOP
                      ;;
ADD R00, R00, R00
                      ;;
                             -NOP
ADD R00, R00, R00
                             -NOP
                       ;;
SB R08, R01
                       ;;-->Output harus 0000 1111
ADIU R02, R00, #2222h ;; R02 = 0000 2222
BH R02, R01, #0005h
                       ;;Lompat ke 000F
ADI RO2, ROO, #FFFFh
ADD R00, R00, R00
                             -NOP
                       ;;
ADD R00, R00, R00
                       ;;
                             -NOP
ADD R00, R00, R00
                             -NOP
                       ;;
ADD R00, R00, R00
                            -NOP
                       ;;
SB R08, R02
                       ;;-->Output harus 0000 2222
ADIU R03, R00, #3333h ;;R03 = 0000 3333
BHE R03, R01, #0005h
                     ;;Lompat ke 0017
ADI RO3, ROO, #FFFFh
ADD R00, R00, R00
                       ;;
                             -NOP
ADD R00, R00, R00
                       ;;
                             -NOP
ADD R00, R00, R00
                       ;;
                             -NOP
                             -NOP
ADD R00, R00, R00
                       ;;
SB R08, R03
                       ;;-->Output harus 0000 3333
ADI R04, R00, #8888h
                       ;;R04 = FFFF 8888
BG R02, R04, #0005h
                      ;;Lompat ke 001F
ADI R04, R00, #FFFFh
ADD R00, R00, R00
                             -NOP
                       ;;
ADD R00, R00, R00
                      ;;
                             -NOP
ADD R00, R00, R00
                      ;;
                             -NOP
```

```
ADD R00, R00, R00
                   ;; -NOP
SB R08, R04
                        ;;-->Output harus FFFF 8888
                      ;;R05 = FFFF 9999
;;Lompat ke 0027
ADI R05, R00, #9999h
BGE R02, R05, #0005h
ADI RO5, ROO, #FFFFh
ADD R00, R00, R00
                              -NOP
ADD R00, R00, R00
                              -NOP
                       ;;
ADD R00, R00, R00
                             -NOP
                       ;;
                            -NOP
ADD R00, R00, R00
                      ;;
SB R08, R05
                        ;;-->Output harus FFFF 9999
SLR R06, R01, #0008h ;; R06 = 0000 0011
                       ;;R07 = 0000 0011
ADD R07, R00, R06
ADD R07, R07, R06
                       ;;R07 = 0000 0022
ADD R07, R07, R06
                       ;;R07 = 0000 0033
                      ;;R07 = 0000 0044
;;R07 = 0000 0055
;;R07 = 0000 0066
                       ;;R07 = 0000 0044
ADD R07, R07, R06
ADD R07, R07, R06
ADD R07, R07, R06
SB R08, R07
                       ;;-->Output harus 0000 0066
ADD R01, R00, R00
                    ;;-->Clear R01 s/d R07
ADD R02, R00, R00
ADD R03, R00, R00
ADD R04, R00, R00
ADD R05, R00, R00
ADD R06, R00, R00
ADD R07, R00, R00
JMP #FFFFFC7h
                       ;;-->Kembali ke 0000 >> -57d = -39h = +C7h
```

```
;* Nama File : Test4.asm
* SB, SH, SW, LB, LH, LW Test *;
;; SB -----
ADIU R01, R00, #0080h ;; R01 = 0000 0080
ADIU R02, R00, #0081h ;; R02 = 0000 0081
LUI R11, #1234h
ADI R11, R11, #5678h ;; R11 = 1234 5678
SB R00, R11
SBI R12, R11, #5673h ;; R12 = 1234 0005
SB R12, R11
ADD R13, R12, R12
                     ;; R13 = 2468 000A
SB R13, R11
ADD R13, R13, R12
                     ;; R13 = 369C 000F
SB R13, R11
SBI R14, R13, #000Eh ;; R14 = 369C 0001
ADD R13, R13, R14 ;; R13 = 48D0 0010
SB R13, R11
                     ;; R15 ->> 0000 0078 -->Hasil
LW R15, R00
SBIU R29, R12, #0001h ;; R29 = 1234 0004
                    ;; R16 ->> 0000 7800 -->Hasil
LW R16, R29
ADD R28, R29, R29
                   ;; R28 = 2468 0008
```

```
LW R17, R28
                       ;; R17 ->> 0078 0000 -->Hasil
ADD R28, R28, R29
                       ;; R28 = 369C 000C
LW R18, R28
                        ;; R18 ->> 7800 0000 -->Hasil
ADD R28, R28, R29
                       ;; R28 = 48D0 0010
LW R19, R28
                       ;; R19 ->> 0000 0078 -->Hasil
SB R01, R15
SLR R15, R15, #0008h
SB R02, R15
SLR R15, R15, #0008h
SB R01, R15
SLR R15, R15, #0008h
SB R02, R15
SB R01, R16
SLR R16, R16, #0008h
SB R02, R16
SLR R16, R16, #0008h
SB R01, R16
SLR R16, R16, #0008h
SB R02, R16
SB R01, R17
SLR R17, R17, #0008h
SB R02, R17
SLR R17, R17, #0008h
SB R01, R17
SLR R17, R17, #0008h
SB R02, R17
SB R01, R18
SLR R18, R18, #0008h
SB R02, R18
SLR R18, R18, #0008h
SB R01, R18
SLR R18, R18, #0008h
SB R02, R18
SB R01, R19
SLR R19, R19, #0008h
SB R02, R19
SLR R19, R19, #0008h
SB R01, R19
SLR R19, R19, #0008h
SB R02, R19
;; SH -----
LUI R21, #1234h
ADI R21, R21, #5678h
                       ;; R21 = 1234 5678
SH R00, R21
SBI R22, R21, #5672h
                       ;; R22 = 1234 0006
SH R22, R21
                      ;; R22 = 1234 0008
ADI R22, R22, #0002
SH R22, R21
LW R25, R00
                       ;; R25 ->> 0000 5678 -->Hasil
```

```
SBIU R29, R22, #0004h ;; R29 = 1234 0004
LW R26, R29
                        ;; R26 ->> 5678 7800 -->Hasil : Nilai 78h pada
                        ;; bit ke 8 s/d 15 merupakan nilai dari proses
                        ;; sebelumnya
ADD R28, R29, R29
                        ;; R28 = 2468 0008
LW R27, R28
                        ;; R27 ->> 0078 5678 -->Hasil : Nilai 78h pada
                        ;; bit ke 16 s/d 23 merupakan nilai dari proses
                        ;; sebelumnya
SB R01, R25
SLR R25, R25, #0008h
SB R02, R25
SLR R25, R25, #0008h
SB R01, R25
SLR R25, R25, #0008h
SB R02, R25
SB R01, R26
SLR R26, R26, #0008h
SB R02, R26
SLR R26, R26, #0008h
SB R01, R26
SLR R26, R26, #0008h
SB R02, R26
SB R01, R27
SLR R27, R27, #0008h
SB R02, R27
SLR R27, R27, #0008h
SB R01, R27
SLR R27, R27, #0008h
SB R02, R27
;; SW -----
LUI R21, #1234h
ADI R21, R21, #5678h
                     ;; R21 = 1234 5678
SW R00, R21
SBI R22, R21, #5674h
                      ;; R22 = 1234 0004
SW R22, R21
LW R25, R00
                       ;; R25 ->> 1234 5678 -->Hasil
LW R26, R22
                       ;; R26 ->> 1234 5678 -->Hasil
SB R01, R25
SLR R25, R25, #0008h
SB R02, R25
SLR R25, R25, #0008h
SB R01, R25
SLR R25, R25, #0008h
SB R02, R25
SB R01, R26
SLR R26, R26, #0008h
SB R02, R26
SLR R26, R26, #0008h
SB R01, R26
```

```
SLR R26, R26, #0008h
SB R02, R26
;; LB & LH & LW -----
LUI R20, #9876h
ADI R20, R20, #1234h
SW R00, R20
                        ;; R20 = 9876 1234
LB R03, R00
                        ;; R03 = 0000 \ 0034 \ --> \ Hasil
ADI R25, R00, #0001h
LB R04, R25
                        ;; R04 = 0000 0012 --> Hasil
ADI R25, R25, #0001h
LB R05, R25
                        ;; R05 = 0000 \ 0076 \ --> Hasil
ADI R25, R25, #0001h
                        ;; R06 = 0000 \ 0098 \ --> \ Hasil
LB R06, R25
LH R07, R00
                        ;; R07 = 0000 1234 --> Hasil
ADI R25, R00, #0002h
LH R08, R25
                        ;; R08 = 0000 9876 --> Hasil
SB R01, R03
SLR R03, R03, #0008h
SB R02, R03
SLR R03, R03, #0008h
SB R01, R03
SLR R03, R03, #0008h
SB R02, R03
SB R01, R04
SLR R04, R04, #0008h
SB R02, R04
SLR R04, R04, #0008h
SB R01, R04
SLR R04, R04, #0008h
SB R02, R04
SB R01, R05
SLR R05, R05, #0008h
SB R02, R05
SLR R05, R05, #0008h
SB R01, R05
SLR R05, R05, #0008h
SB R02, R05
SB R01, R06
SLR R06, R06, #0008h
SB R02, R06
SLR R06, R06, #0008h
SB R01, R06
SLR R06, R06, #0008h
SB R02, R06
SB R01, R07
SLR R07, R07, #0008h
SB R02, R07
SLR R07, R07, #0008h
```

SB R01, R07

SLR R07, R07, #0008h

```
SB R02, R07

SB R01, R08

SLR R08, R08, #0008h

SB R02, R08

SLR R08, R08, #0008h

SB R01, R08

SLR R08, R08, #0008h

SB R02, R08
```

### - Program 5

```
;; Nama File : Test5.asm
;; Procedure (Call/Return) and Stack (Push/Pop) Test
ADI R29, R00, #007Ch ;; SP
ADI R11, R00, #0080h
                     ;; ADD1
ADI R12, R00, #0081h
                     ;; ADD2
                     ;; R01 = 2
ADI R01, R00, #0002h
ADI R02, R00, \#0004h ;; R02 = 4
;; Before Call
SW R29, R01
                       ;; Nilai yg tdk berubah di PUSH
SBI R29, R29, #0004h
ADI R05, R00, #0013h
                     ;; RX <- Target
SW R29, R31
                       ;; PUSH RAR
JRL R05
                      ;; JR RX
;; Return Target
                      ;; Nilai yg berubah di POP
ADI R29, R29, #0004h
LW R02, R29
ADI R29, R29, #0004h
                      ;; Nilai yg tdk berubah di POP
LW R01, R29
ADI R29, R29, #0004h
                     ;; Nilai "return" berikutnya
LW R31, R29
SB R11, R01
                      ;; ADD1 = 2
SB R12, R02
                       ;; ADD2 = 9
JR R00
;; Procedure Proc1
                     ;; R01 += 5
ADI R01, R01, #0005h
ADI R02, R02, #0005h
                     ;; R02 += 5
;; Before Return
SW R29, R02
                      ;; Nilai yg berubah di PUSH
SBI R29, R29, #0004h
;; Return
JR R31
                     ;; JR RAR
```

```
Nama File : Test6.asm
     Test 6 : Interrupt Test
     Animasi LED
    Jumlah LED adalah 16 buah
    Pergantian animasi dilakukan menggunakan interrupt
********************
;;;;;;;;;;;;;;;; Interrupt Vector
Table
DΤ
JMP #0000004h
DΤ
JMP #000001Fh
JMP #0000039h
;;;;;;;;;;;;;;; Main Program
;; Address : 6d = 6h
;; Deklarasi:
ADIU R01, R00, #0001h ;; R01 Yang akan di tampilkan 8-bit LSB
ADD R06, R00, R00     ;; R06 Yang akan di tampilkan 8-bit MSB ADIU R02, R00, \#8000h     ;; R02 Batas kiri
ADIU R05, R00, #0001h ;; R05 Batas kanan
LUI R03, #0000h
                ;; R03 MaxDelay
ADIU R03, R03, #7FFFh
ADIU R07, R00, #0080h ;; R07 Alamat I/O LED 8-bit LSB
ADIU R08, R00, #0081h ;; R08 Alamat I/O LED 8-bit MSB
;; Awal:
ADD R04, R00, R00 ;; R04 Clear Counter Tampil
;; Tampil geser kiri:
                    ;; Menampilkan LED
SB R07, R01
SLR R06, R01, #0008h
SB R08, R06
ADD R04, R04, R05
                    ;; Increase Counter Tampil
BE R04, R03, #0001h
                   ;; Lompat jk Counter = MaxDelay
                    ;; Tampil geser kiri:
JMP #FFFFFFAh
                  ;; Shift LED ke kiri
SLL R01, R01, #0001h
BH R01, R02, #0001h ;; Lompat jk LED melebihi batas kiri
JMP #FFFFFF6h
                    ;; Awal:
;; Tampil geser kanan:
SLR R01, R01, #0001h ;; Clear Counter Tampil ;; Loop have
;; Loop kanan:
SB R07, R01
                    ;; Menampilkan LED
SLR R06, R01, #0008h
SB R08, R06
ADD R04, R04, R05 ;; Increase Counter Tampil
```

```
BE R04, R03, #0001h ;; Lompat jk Counter = MaxDelay
JMP #FFFFFFAh
                   ;; Loop kanan:
BE R01, R05, #FFEDh ;; Lompat jika LED melebihi batas kanan ke
Awal:
JMP #FFFFFF6h
                   ;; Tampil geser kanan:
;; Address: 35d = 23h
;; Int1:
ADIU R11, R00, #0001h ;; R11 LED Jalan
ADIU R13, R00, #8000h ;; R13 Batas Kiri
ADIU R14, R00, #0001h ;; R14 Flag Selesai
LUI R15, #0000h
                   ;; R15 MaxDelay
ADIU R15, R15, #FFFFh
ADIU R22, R00, #002Dh ;; Alamat Loop geser:
ADIU R23, R00, #002Eh ;; Alamat Loop_delay:
ADIU R24, R00, #0000h ;; R24 Yang akan di tampilkan 8-bit LSB
ADIU R25, R00, #0000h ;; R25
ADIU R26, R00, #0000h ;; R26 Yang akan di tampilkan 8-bit MSB
;; Loop geser:
ADD R17, R00, R00
                ;; R17 Clear Counter
;; Loop delay:
OR R24, R25, R11
                  ;; Pengabungan LED Tumpuk dengan LED Jalan
SB R07, R24
                    ;; Menampilkan LED
SLR R26, R24, #0008h
SB R08, R26
ADD R17, R17, R14
                  ;; Increase Counter
BE R17, R15, #0001h
                   ;; Lompat jika Counter = MaxDelay
JR R23
                    ;; Loop delay:
Perubahan!!!
JR R22
                   ;; Loop geser:
ADIU R11, R00, #0001h ;; Reset LED Jalan
OR R25, R25, R13 ;; Penumpukkan SLR R13, R13, #0001h ;; Shift Batas Kiri ke kanan
BE R13, R14, #0001h ;; Lompat jk Batas Kiri = Flag Selesai
JR R22
                    ;; Loop geser:
ΕI
                    ;; Enable Interrupt
JR R30
                    ;; Interrupt Return
;; Address : 62d = 3Eh
;; Int2:
LB R27, R07
            ;; R27 Data dari Modul IO
```

```
;; R15 MaxDelay ADIU R15, R15, #FFFFh
SB R07, R27
                     ;; Tampilkan LED
ADD R17, R00, R00
                   ;; R17 Counter
;; Loop cetak:
ADI R17, R17, #0001h ;; Increase Counter

BE R17, R15, #0001h ;; Lompat jk Counter = MaxDelay
JMP #FFFFFFDh
                    ;; Loop cetak:
EΤ
                    ;; Enable Interrupt
JR R30
                     ;; Interrupt Return
- Program 7
Nama File : Test7.asm
    Test 7: Menghitung Panjang CLOCK
********************
LUI R01, #00FFh ;; R01 MaxDelay
ADIU R01, R01, #FFFFh
ADIU R02, R00, #0080h ;; 02 Alamat I/O LED 8-bit LSB
ADIU R03, R00, #000Fh ;; 03 Data Mulai
ADIU R04, R00, #00F0h ;; 04 Data Berhenti
ADD R05, R00, R00 ;; R05 Clear Counter Tampil
SB R02, R03
                    ;; Tahap 1
ADIU R05, R05, #0001h ;; Increase Counter R05
BE R01, R05, #0001h ;; Lompat jk Counter = MaxDelay
JMP #FFFFFDh
                    ;; Tahap 1
ADD R05, R00, R00 ;; R05 Clear Counter Tampil
SB R02, R04
                    ;; Tahap 2
ADIU R05, R05, #0001h ;; Increase Counter R05
BE R01, R05, #0001h ;; Lompat jk Counter = MaxDelay
JMP #FFFFFFDh
                     ;; Tahap 2
                ;; R05 Clear Counter Tampil
ADD R05, R00, R00
SB R02, R03
                    ;; Tahap 3
ADIU R05, R05, #0001h ;; Increase Counter R05
BE R01, R05, #0001h ;; Lompat jk Counter = MaxDelay
JMP #FFFFFFDh
                    ;; Tahap 3
ADD R05, R00, R00 ;; R05 Clear Counter Tampil
SB R02, R04
                    ;; Tahap 4
ADIU R05, R05, #0001h ;; Increase Counter R05
```

BE R01, R05, #0001h ;; Lompat jk Counter = MaxDelay JMP #FFFFFDh ;; Tahap 4

JMP #FFFFFEBh