Skip to content

Actions: enjoy-digital/litesdcard

Actions

ci

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ci.yml
32 workflow runs
32 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

CONTRIBUTORS: Update. ci #82: Commit e37e62f pushed by enjoy-digital
September 27, 2024 07:45 1m 57s 2024.08
2024.08
September 27, 2024 07:45 1m 57s
CONTRIBUTORS: Update. ci #81: Commit e37e62f pushed by enjoy-digital
September 20, 2024 10:36 1m 40s master
master
September 20, 2024 10:36 1m 40s
Merge pull request #34 from enjoy-digital/data_i_ce_fix ci #80: Commit 25c459a pushed by enjoy-digital
September 3, 2024 07:42 2m 0s master
master
September 3, 2024 07:42 2m 0s
phy: Rework data_i_ce sampling logic (was too complicated and off by … ci #79: Pull request #34 opened by enjoy-digital
September 3, 2024 07:34 1m 57s data_i_ce_fix
data_i_ce_fix
September 3, 2024 07:34 1m 57s
phy: Rework data_i_ce sampling logic (was too complicated and off by … ci #78: Commit 60202ae pushed by enjoy-digital
September 3, 2024 07:33 2m 9s data_i_ce_fix
data_i_ce_fix
September 3, 2024 07:33 2m 9s
phy: Rework data_i_ce sampling logic (was too complicated and off by … ci #77: Commit 5f0250d pushed by enjoy-digital
September 2, 2024 19:34 2m 5s data_i_ce_fix
data_i_ce_fix
September 2, 2024 19:34 2m 5s
phy/SDPHYIO: Fix data_i_ce (following https://github.com/enjoy-digita… ci #76: Commit 1343b5e pushed by enjoy-digital
September 2, 2024 17:21 1m 53s fix_sampling
fix_sampling
September 2, 2024 17:21 1m 53s
bench/sim: Update. ci #75: Commit fefee15 pushed by enjoy-digital
September 2, 2024 17:08 2m 8s master
master
September 2, 2024 17:08 2m 8s
bench/sim: Update. ci #74: Commit aab5d63 pushed by enjoy-digital
September 2, 2024 16:54 1m 57s master
master
September 2, 2024 16:54 1m 57s
test/test_phy: Update. ci #73: Commit b243b3b pushed by enjoy-digital
June 5, 2024 20:13 1m 40s 2024.04
2024.04
June 5, 2024 20:13 1m 40s
test/test_phy: Update. ci #72: Commit b243b3b pushed by enjoy-digital
May 28, 2024 19:55 1m 54s master
master
May 28, 2024 19:55 1m 54s
Merge pull request #33 from gsomlo/gls-fix-at-50MHz ci #71: Commit a053251 pushed by enjoy-digital
May 28, 2024 19:35 1m 41s master
master
May 28, 2024 19:35 1m 41s
Merge pull request #32 from paulusmack/master ci #70: Commit 73f1f34 pushed by enjoy-digital
May 28, 2024 19:32 1m 41s master
master
May 28, 2024 19:32 1m 41s
RFC: phy: restore operation at lower (50MHz) sys-clk-freq ci #69: Pull request #33 opened by gsomlo
May 19, 2024 01:32 1m 45s gsomlo:gls-fix-at-50MHz
gsomlo:gls-fix-at-50MHz
May 19, 2024 01:32 1m 45s
phy: Simplify Clk/CE generation. ci #68: Commit 1a3d474 pushed by enjoy-digital
May 13, 2024 14:27 1m 44s master
master
May 13, 2024 14:27 1m 44s
test/test_phy: Update. ci #67: Commit 6d8b004 pushed by enjoy-digital
May 13, 2024 13:53 1m 48s master
master
May 13, 2024 13:53 1m 48s
phy: Avoid Xilinx's specific BUFG and use synchronous logic to improv… ci #66: Commit 15bc2db pushed by enjoy-digital
May 13, 2024 12:57 1m 50s master
master
May 13, 2024 12:57 1m 50s
core: Improve cmd_argument/command timings. ci #65: Commit df059bf pushed by enjoy-digital
May 13, 2024 12:56 1m 39s cmd_timings
cmd_timings
May 13, 2024 12:56 1m 39s
gen.py: Export direction signals for controlling an external buffer ci #64: Pull request #32 opened by paulusmack
April 2, 2024 22:30 1m 59s paulusmack:master
paulusmack:master
April 2, 2024 22:30 1m 59s
setup.py: Add classifiers. ci #63: Commit 1e55953 pushed by enjoy-digital
January 1, 2024 14:31 1m 46s master
master
January 1, 2024 14:31 1m 46s
setup.py: Switch minimum Python version to 3.7 (To allow more than 25… ci #62: Commit c28d0e4 pushed by enjoy-digital
December 25, 2023 14:37 1m 45s 2023.12
2023.12
December 25, 2023 14:37 1m 45s
setup.py: Switch minimum Python version to 3.7 (To allow more than 25… ci #61: Commit c28d0e4 pushed by enjoy-digital
December 19, 2023 09:29 1m 48s master
master
December 19, 2023 09:29 1m 48s
setup.py: Improve indentation. ci #60: Commit d740ec5 pushed by enjoy-digital
December 19, 2023 09:05 1m 55s master
master
December 19, 2023 09:05 1m 55s
phy: Use BUFG on Xilinx devices to route clocker.ce to improve timings. ci #59: Commit 181c48b pushed by enjoy-digital
November 14, 2023 14:07 2m 27s master
master
November 14, 2023 14:07 2m 27s
CONTRIBUTORS: Update. ci #58: Commit 6072a55 pushed by enjoy-digital
November 10, 2023 09:47 1m 56s master
master
November 10, 2023 09:47 1m 56s