Skip to content

Fix esp32s2 spi register base address #950

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Sep 17, 2025
Merged

Fix esp32s2 spi register base address #950

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
bf51132
fix: S2 spi reg base address
SergioGasquez Sep 17, 2025
919737f
docs: Update changelog
SergioGasquez Sep 17, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion CHANGELOG.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0

- [Windows] Fixed a crash in monitor when espflash is connected via USB Serial/JTAG, and the user is typing into the monitor but the device is not reading serial input. (#943)
- [Linux/MacOS] Fixed espflash hanging when espflash is connected via USB Serial/JTAG, and the user is typing into the monitor but the device is not reading serial input. (#944, #945)

- Fixed ESP32-S2 flash size detection issues (#950)

### Removed

Expand Down
2 changes: 1 addition & 1 deletion espflash/src/target/mod.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -872,7 +872,7 @@ impl Chip {
miso_length_offset: Some(0x28),
},
Chip::Esp32s2 => SpiRegisters {
base: 0x3f40_3000,
base: 0x3f40_2000,
Copy link
Member Author

@SergioGasquez SergioGasquez Sep 17, 2025 •
edited
Loading

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Source: https://github.com/esp-rs/espflash/blob/v3.3.0/espflash/src/targets/esp32s2.rs#L186

usr_offset: 0x18,
usr1_offset: 0x1c,
usr2_offset: 0x20,
Expand Down
Loading