


Realistic View



Plexus Hand Logic

Copyright (c) Meta Platforms, Inc. and affiliates.
All rights reserved.
This source code is licensed under the license found in the
LICENSE file in the root directory of this source tree.

A

B

C

D

E

A


B

C

D

E

View from Top side (Scale 2.8094:1)



A

B

C

D


E

NOTES: UNITS IN MILLIMETERS UNLESS OTHERWISE SPECIFIED

- 1
- 2
- 3
- 4
- 1
- 2
- 3
- 4
1. STACKUP SUMMARY:
 - A. NUMBER OF COPPER LAYERS: 8
 - B. BOARD THICKNESS SHALL BE 62mil +/- 10%
 - C. COPPER: See Layer Stack
 - D. DEFAULT TRACE/SPACE: 5mil / 5mil
 - E. CONDUCTOR WIDTH TOLERANCE = +/- 0.01mm
 2. SURFACE FINISH/PLATING:
 - A. BOARD SHALL BE IMMERSION GOLD PLATED (ENIG)
 3. SOLDERMASK WITH LIQUID PHOTO IMAGEABLE (LPI) PER IPC-SM-840C, CLASS T.
COLOR: MATTE BLACK
 4. LOCATE MANUFACTURER'S IDENTIFICATION AND LOT CODE ON PRIMARY SIDE FREE FROM ALL METAL ENTITY RENDERED IN SILKSCREEN.
 5. DIFFERENTIAL CONTROLLED IMPEDANCE REQUIRED ON BOARD.
SEE TABLE : DIFFERENTIAL CONTROLLED IMPEDANCE
SEE TABLE : SINGLE ENDED CONTROLLED IMPEDANCE
 6. DETAILS NOT SPECIFIED ARE AT MANUFACTURER'S OPTION BUT FINAL APPROVAL MUST BE OBTAINED

Note: Vendor preferred

Layer Stack Legend



Transmission Line Structure Table

Impedance Id	Transmission Line	Target Impedance	Calculated Impedance	Trace layer	Wide Trace Width	Gap	Reference layers	Clearance	Target Tolerance
1	Edge-Coupled Coated Microstrip	90	93.83	Top Layer	0.15mm	0.13mm	Int1 (GND)	0.13mm	10%
2	Edge-Coupled Coated Microstrip	90	93.83	Bottom Layer	0.15mm	0.13mm	Int6 (GND)	0.13mm	10%