# Draw Block Code Review Farhan Rahman November 28, 2011

**Block being reviewed:** Draw Block **Reviewer:** Farhan Rahman (fr909) **Reviewee:** Jonathan Ely (jonathan.ely09)

The code has been analysed using the following criteria as stated in the Code Review Guideline.

## Compilation:

The code compiles well in ModelSim however there are some warnings when the code is synthesised.

## Synthesis, Code Correctness & Design correctness:

The following problems were identified in Draw block that relates to synthesis:

1) The code was not changed in *draw\_octant* to support 6 bits for x and y. Moreover when the entity inside *draw\_any\_octant* was created for *draw\_octant*, no generic was used to make the length of x and y to be 6 bits, instead only 12 bits default was used. This might have caused some errors while communicating with the *RCB*. This can be fixed in the following way:

**FIX:** Introduce generic in *draw\_octant*. Default value is 12 and this has to be overridden when creating the entity in *db.vhd*.

Overriding "vsize" in line 25 of draw\_any\_octant.vhd in the generic provided with "8" and passing it along to override that of draw\_octant.vhd.

2) One of the things that I have noticed is that in both *draw\_octant.vhd* and *draw\_any\_octant.vhd*, in order to stall the draw block when the RCB has been delayed, a gated input with the *clock* and the *delaycmd* has been used. It can be seen in

```
1) line 129 of draw_any_octant.vhd, in process R1
    "WAIT UNTIL clk'EVENT AND clk = '1' AND delay = '0';"
2) line 55 of draw_octant.vhd, in process R1
    "WAIT UNTIL clk'EVENT AND clk = '1' AND delay = '0';"
3) line 191 of db.vhd in process FSM
    "WAIT UNTIL clk'EVENT AND clk = '1' AND delay = '0';"
```

All the above code will give rise to difficult delta delays.

## Possible latches:

3) In the process *STATECOMB* of *db.vhd*, from **line 128**, it can be seen that the whole process is wrapped in an "IF STATEMENT" followed by "CASE STATEMENTS". There is no part which shows the "ELSE" part of the IF statement and therefore creates a latch for all the variables that are inside the IF statement such as the signals "y, x, pens, peny hdb\_busy" and so on.

**FIX:** This can be easily fixed by giving default values for the signals that are being assigned. Once synthesised, this error is flagged as "feedback MUX created" for the input.

## Regarding Rules stated in lectures:

Processes with WAIT FOR statements: None of the processes have used this.

Processes with both positive and negative edges: None of the processes have used this.

FOR or WHILE loops with variable length: no processes have FOR or WHILE loops.

**Badly formed processes:** There are some instances where processes have been formed badly. This can be seen at the top where I have mentioned about latches and so on.

Signals driven from two different processes: I didn't find any places where such a rule was broken.

## FSM:

Regarding the Finite State Machine, the following problems might arise.

1) Problem might arise in state "listen". The draw block is in the "listen" state when "reset, moveop, flush" and "clear" commands are true. This might not be a problem for "reset" or "moveop" because they can happen in one clock cycle. NOTE that in this state, the hdb\_busy signal is set high, which makes the host processor wait. However the problem arises when:

Flush command is sent to **RCB**: When the flush command is sent, the **RCB** spends some cycles to flush out to the **VRAM**. However the **draw\_block** is in the listen state and still sends command to the **RCB**. I think that the **delaycmd** should somehow map to the hdb\_busy with perhaps a gated (ORED) output. Similar problem might arise if the **RCB** is in the clearscreen state. In this state the **RCB** is going to spend significantly more cycles and this is going to be much worse.

```
WHEN draw_start =>
- Send end position to draw_octant
- draw_reset <= '0';</li>
- draw <= '1';</li>
- dxin <= xin;</li>
- dyin <= yin;</li>
```

nstate <= draw run;

The above is a snippet from **db.vhd** from **line 161 to 167.** In the state diagram given with the Draw block report, it is shown that when the block is in **draw\_start** state, it goes to **draw\_run** state if "**draw = 1 && draw\_reset = 0**", but however in the FSM, it does not check for this condition, it changes these signals and then goes to **draw\_run** state, which contradicts with the state diagram.

**3)** Another issue that might arise with the FSM design is that the draw\_block drives *hdb\_busy* high but it should also be a gated output with *delaycmd*. None of the states take into account *delaycmd*.

#### Reset

1) It is stated that the blocks should have common reset inputs. However, it can be seen in db.vhd that **draw\_any\_octant** entity has a resetx that is mapped to a signal called **draw\_reset**. This should have been mapped to reset that is provided by the host processor i.e. common reset.

# Code Style

1) In *draw\_octant.vhd* in process R1 (from line 52 to line 84), the code can be optimised in the following way:

resetx = '0' is include in the else part of resetx = '1' and this can be removed because the else part of resetx = '1' implies that already. The last else part where ((resetx = '0') and (draw = '0') and (done1 = '1')), can be removed as it is a NULL statement.

## **Problem with report:**

- 1) One problem with the report is that there is no state transition table. This will help the reader identify what the states outputs are, which hasn't been included in the states as well.
- 2) A diagram for the Draw block with internal connections and inputs and outputs has not been provided.

## **CODE FOR DRAW BLOCK:**

#### db.vhd:

```
--DRAW BLOCK takes input from Host processor and outputs to rcb,
implemented as FSM
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE WORK.ALL;
ENTITY draw block IS
     GENERIC (
                         : INTEGER := 6;
           xsize
           ysize
                            : INTEGER := 6
           );
      PORT (
           -- HOST INTERFACE
           clk,reset,hdb dav : IN std logic;
std logic vector(3+xsize+ysize DOWNTO 0);
           hdb busy
                             : OUT std logic;
            -- DB/RCB Interface
           delaycmd : IN std_logic;
                                   : OUT std logic vector(xsize-1
DOWNTO ();
                                   : OUT std logic vector (ysize-1
DOWNTO ();
                                   : OUT std logic vector (2 DOWNTO
           rcbcmd
0);
           startcmd
                      : OUT std logic
     );
END ENTITY draw_block;
ARCHITECTURE behav OF draw block IS
-- FSM Signals
TYPE state t
                             IS (draw run, draw start, listen);
SIGNAL state, nstate
                             : state t;
-- General Signals
                            : std logic vector(1 DOWNTO 0);
SIGNAL op, pen
                             : std logic vector(xsize-1 DOWNTO 0);
SIGNAL xin
SIGNAL yin
                             : std logic vector(ysize-1 DOWNTO 0);
SIGNAL penx
                             : std logic vector(xsize-1 DOWNTO 0);
SIGNAL peny
                             : std logic vector(ysize-1 DOWNTO 0);
-- draw octant signals
```

```
SIGNAL swapxy, negx, negy
                                    : std logic;
SIGNAL draw reset, draw done, draw, xbias : std logic;
                                            : std logic vector(xsize-1
SIGNAL draw x
DOWNTO ();
SIGNAL draw y
                                            : std logic vector(ysize-1
DOWNTO ();
SIGNAL dxin
                                  : std logic vector(xsize-1 DOWNTO
0);
SIGNAL dyin
                               : std logic vector(ysize-1 DOWNTO 0);
BEGIN
-- wrapper for draw any octant
-- swapxy negx negy octant
-- 0 0 0
-- 1 0 0 NNE
-- 1 1 0 NNW
-- 0 1 0 WNW
-- 0 1 1 WSW
-- 1 1 1 SSW
-- 1 0 1 SSE
-- 0 0 1 ESE
-- 1
-- 1
draw block i : ENTITY draw any octant
      PORT MAP (
            -- IN
            clk => clk,
            resetx => draw reset,
            delay => delaycmd,
            draw => draw,
            xbias => xbias,
            xin => dxin,
            yin => dyin,
            swapxy => swapxy,
            negx => negx,
            negy => negy,
            -- OUT
            done => draw done,
            x \Rightarrow draw_x,
                  => draw y
            У
            );
-- Set useful signals
SIGS: PROCESS (hdb)
BEGIN
      op <= hdb(3+xsize+ysize DOWNTO 2+xsize+ysize);
      pen <= hdb(1 DOWNTO 0);
      xin <= hdb(1+xsize+ysize DOWNTO 2+ysize);</pre>
      yin <= hdb(1+ysize DOWNTO 2);</pre>
END PROCESS SIGS;
-- Configure draw octant - Combinational
OCT: PROCESS(xin, yin, penx, peny)
BEGIN
      xbias <= '1';
      -- Shall we swap xy? reflects on x=y
      IF (abs(signed(xin) - signed(penx)) < abs(signed(yin) -</pre>
signed(peny))) THEN
            swapxy <= '1';
```

```
ELSE
            swapxy <= '0';
      END IF;
      -- Is x negative?
      IF (penx > xin) THEN
           negx <= '1';
      ELSE
           negx <= '0';
      END IF;
      -- Is y negative?
      IF (peny > yin) THEN
           negy <= '1';
      ELSE
           negy <= '0';
      END IF;
END PROCESS OCT:
-- State Combinational Logic
STATECOMB: PROCESS(state, hdb dav, xin, yin, penx, peny, pen, draw x,
draw_y, op, draw_done)
BEGIN
      -- defaults
      nstate <= state;</pre>
      -- First, is the input valid?
      IF (hdb_dav = '1') THEN
      CASE state IS
            WHEN listen =>
                  hdb busy <= '0';
                  startcmd <= '0';
                  -- check op and deal with it
                  CASE op IS
                        WHEN "00" => -- Move pen
                               penx <= xin;
                               peny <= yin;
                         WHEN "01" => -- Draw
                               -- Send start postion to draw octant
                               hdb busy <= '1';
                               draw reset <= '1';
                               dxin <= penx;</pre>
                               dyin <= peny;
                               nstate <= draw start;</pre>
                         WHEN "10" => -- Clear
                               x <= xin;
                               y <= yin;
                               rcbcmd <= "1" & pen;
                               startcmd <= '1';
                         WHEN "11" => -- Flush
                               rcbcmd <= "000";
                               startcmd <= '1';</pre>
                         WHEN others =>
```

```
null;
                          END CASE;
                    WHEN draw start =>
                          -- Send end position to draw octant
                          draw reset <= '0';</pre>
                          draw <= '1';
                          dxin <= xin;
                          dyin <= yin;
                          nstate <= draw run;</pre>
                    WHEN draw run =>
                          -- Run draw sending result to RCB
                          rcbcmd <= "0" & pen;
                          x \le draw x;
                          y <= draw_y;
                          startcmd <= '1';
                          -- Check if finished
                          IF (draw done = '1') THEN
                                nstate <= listen;
                          END IF:
             END CASE;
             END IF;
       END PROCESS STATECOMB;
       -- State change clocked
       FSM: PROCESS
       BEGIN
       WAIT UNTIL clk'EVENT AND clk = '1' AND delaycmd = '0';
             state <= nstate;</pre>
             IF reset = '1' THEN
                   state <= listen; -- sychronous reset</pre>
             END IF;
       END PROCESS FSM;
       END ARCHITECTURE behav;
draw_any_octant.vhd:
       LIBRARY IEEE;
       USE IEEE.std logic 1164.ALL;
       USE IEEE.numeric std.ALL;
       USE work.ALL;
       ENTITY draw any octant IS
         -- swapxy negx negy octant
         -- 0 0 0 0 -- 1 0 -- 0 1 1
                                 NNE
                                 NNW
                                 WNW
                                 WSW
```

```
1
                   1
           0
                   1
                          SSE
  -- 0
                   1
                          ESE
            0
  -- swapxy: x & y swap round on inputs & outputs
 -- negx: invert bits of x on inputs & outputs
-- negy: invert bits of y on inputs & outputs
  -- xbias always give nias in x axis direction, so swapxy must
invert xbias
 GENERIC (
   vsize: INTEGER := 12
  PORT (
   clk, resetx, delay, draw, xbias : IN std_logic;
   xin, yin
                              : IN std logic vector (vsize-1 DOWNTO
0);
    done
                              : OUT std logic;
                              : OUT std logic vector (vsize-1 DOWNTO
   х, у
0);
    swapxy, negx, negy
                            : IN std logic
END ENTITY draw any octant;
ARCHITECTURE comb OF draw_any_octant IS
 -- you may find the following signals useful, if not delete them
  SIGNAL xin1, yin1, xin1temp, yin1temp, x1, y1, xtemp, ytemp
     : std logic vector(xin'range);
  SIGNAL xbias1, negx1, negy1, swapxy1
                  : std logic;
BEGIN
      -- wrapper draw octant
      wrapper : ENTITY draw octant
    PORT MAP (
      clk => clk,
      resetx => resetx,
      delay => delay,
       draw => draw,
      done => done,
            => x1,
      Х
            => y1,
      У
            => xin1,
      xin
            => yin1,
      yin
      xbias => xbias1);
      C1 : PROCESS(xin, yin, yin1temp, xin1temp, xbias, negx, negy,
swapxy) -- combinational process for cycle x
      BEGIN
            -- defaults
            xin1temp <= xin;</pre>
            yin1temp <= yin;</pre>
            -- negx
            IF (negx = '1') THEN
                 xin1temp <= NOT xin;</pre>
            END IF;
```

SSW

```
-- negy
            IF (negy = '1') THEN
                  yin1temp <= NOT yin;</pre>
            END IF;
             -- swapxy & final xyin
            IF (swapxy = '1') THEN
                  xin1 <= yin1temp;</pre>
                  yin1 <= xin1temp;</pre>
            ELSE
                  xin1 <= xin1temp;</pre>
                  yin1 <= yin1temp;</pre>
            END IF;
             -- xbias
            IF (swapxy = '1') THEN
                  xbias1 <= NOT xbias;</pre>
            ELSE
                  xbias1 <= xbias;</pre>
            END IF;
      END PROCESS C1;
      C2 : PROCESS(x1, y1, negx1, negy1, swapxy1, xtemp, ytemp) --
combinational process for cycle x+1
      BEGIN
            -- defaults
            xtemp \le x1;
            ytemp \leq= y1;
            -- negx
             IF (negx1 = '1') THEN
                  xtemp <= NOT x1;</pre>
            END IF;
            -- negy
            IF (negy1 = '1') THEN
                  ytemp <= NOT y1;
            END IF;
            -- swapxy & final xyin
            IF (swapxy1 = '1') THEN
                  x <= ytemp;
                  y <= xtemp;
            ELSE
                   x <= xtemp;
                   y <= ytemp;
            END IF;
      END PROCESS C2;
      R1 : PROCESS -- registered process
      BEGIN
            WAIT UNTIL clk'EVENT AND clk = '1' AND delay = '0';
```

```
-- n+1 cycle signals
negx1 <= negx;
negy1 <= negy;
swapxy1 <= swapxy;

END PROCESS R1;

END ARCHITECTURE comb;
```

## draw\_octant.vhd:

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
ENTITY draw octant IS
 PORT (
    clk, resetx, delay, draw, xbias : IN std logic;
   xin, yin
                                     : IN std logic vector (11 DOWNTO
0);
    done
                                     : OUT std logic;
                                     : OUT std logic vector (11 DOWNTO
    х, у
0)
END ENTITY draw octant;
ARCHITECTURE comb OF draw octant IS
  SIGNAL done1
                                   : std logic;
 SIGNAL x1, y1
                                   : std logic vector(11 DOWNTO 0);
  SIGNAL xincr, yincr, xnew, ynew : std_logic_vector(11 DOWNTO 0);
                                  : std logic vector(11 DOWNTO 0);
 SIGNAL error
 SIGNAL err1, err2
                                   : std logic vector(12 DOWNTO 0);
 ALIAS slv IS std logic vector;
 ALIAS sq IS signed;
BEGIN
  C1 : PROCESS (error, xincr, yincr, x1, y1, xnew, ynew, resetx, draw)
  BEGIN
            -- err1 = | error + yincr |
            err1 <= slv(resize(abs(sg(error) + sg(yincr)), 13));
            -- err2 = | error + yincr - xincr |
            err2 <= slv(resize(abs(sg(error) + sg(yincr) -
sg(xincr)), 13));
            -- done = x = xnew and y = ynew
            IF ((x1 = xnew) \text{ and } (y1 = ynew) \text{ and } (resetx = '0') \text{ and}
(draw = '0')) THEN
```

```
done1 <= '1';</pre>
             ELSE
               done1 <= '0';
             END IF;
  END PROCESS C1;
  R1 : PROCESS
  BEGIN
             WAIT UNTIL clk'EVENT AND clk = '1' AND delay = '0';
             IF (resetx = '1') THEN -- RESET
                   error <= "00000000000";
                   x1 <= xin;
                   y1 <= yin;
                   xincr <= "000000000000";</pre>
                   yincr <= "00000000000";</pre>
                   xnew <= xin;</pre>
                   ynew <= yin;</pre>
             ELSIF ((resetx = '0') and (draw = '1')) THEN -- DRAW
                   xincr \le slv(sg(xin) - sg(x1));
                   yincr \leq slv(sg(yin) - sg(y1));
                   xnew <= xin;</pre>
                   ynew <= yin;</pre>
             ELSIF ((resetx = '0') and (draw = '0') and (done1 = '0'))
THEN
                   x1 \le slv(sg(x1) + 1);
                   IF ((sg(err1) > sg(err2)) \text{ or } ((err1 = err2) \text{ and})
(xbias = '0'))) THEN
                          y1 \le slv(sg(y1) + 1);
                          error <= slv(sg(error) + sg(yincr) -
sg(xincr));
                   ELSIF ((sg(err1) < sg(err2)) or ((err1 = err2) and</pre>
(xbias = '1'))) THEN
                          error <= slv(sg(error) + sg(yincr));</pre>
                   END IF;
             ELSIF ((resetx = '0') and (draw = '0') and (done1 = '1'))
THEN
                   NULL; -- do nothing
             END IF:
  END PROCESS R1;
      done <= done1;</pre>
             -- drive x and y from x1 and y1 (otherwise we cannot read
output)
      x \le x1;
      y <= y1;
END ARCHITECTURE comb;
```