

# **CPU6502 Instruction Manual v1.0**

Preliminary

**April 16, 1999** 

SUNPLUS TECHNOLOGY CO., LTD.



#### **CPU6502 Instruction Manual v1.0**

©1999 Sunplus Technology, Co., Ltd. ALL RIGHTS RESERVED

Documentation Notice: Sunplus Technology reserves the right to change this documentation without prior notice.

Information provided by Sunplus Technology is believed to be accurate and reliable. However, no responsibility is assumed by Sunplus Technology for errors, omissions or any loss of profit resulting from the use of information contained in this documentation.

If you have suggestions on this documentation which can better serve your needs, please contact:

Sunplus Technology
Division of System Application
Department of System Application II
No. 19, Innovation Road 1, Science-Based Industrial Park,
Hsin-Chu, Taiwan, R.O.C.

FAX: 886-3-578-6006

e-mail: service@sunplus.com.tw

Printed in Taiwan, R.O.C.

Printing History
v1.0 04/16/1999 by Michael Lin



# CONTENT

General Description	5
Register	6
Status Register (P)	7
Stack	
Stack Pointer (SP)	9
Addressing Mode	10
Immediate addressing mode	10
Absolute addressing mode	11
Absolute indexed addressing mode	
Zero Page Addressing Mode	
Zero Page Indexed addressing Mode	14
Implied addressing mode	
Accumulator addressing mode	
Indexed indirect addressing mode	16
Indirect addressing mode	17
Indirect Indexed addressing mode	
Relative addressing mode	
Format of Assembly Language Instruction	20
Instructions	21
ADC	21
AND	22
ASL	23
BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS	24
BIT	25
BRK	25
CLC	26
CLD	26
CLI	26
CLV	27
CMP	27
CPX	28
CPY	28
DEC	29
DEX	29
DEY	30
EOR	30
INC	31



INX	31
INY	32
JMP	32
JSR	
LDA	
LDX	
LDY	
LSR	
NOP	
ORA	36
PHA	36
PHP	37
PLA	37
PLP	
ROL	38
ROR	39
RTI	39
RTS	40
SBC	40
SEC	41
SED	41
SEI	41
STA	42
STX	42
STY	43
TAX	43
TAY	44
TSX	44
TXA	44
TXS	45
TYA	45
nary of Available Instruction set for each CPU Type	$\Delta \epsilon$



# **General Description**

This manual intends to guide users through the 6502 Instruction sets. All 6502 instructions are listed in alphabetical order. However, not all 6502 instructions or addressing modes are available in all SUNPLUS CPUs. To determine the type of SUNPLUS CPU, please refer to the following table:

CPU Type	IC Body
65N02 (Full Instructions)	SPL61A, SPL130A, SPL191A, SPL256A, SPL512A,
	SPL512B, SPL1000A, SPL1000B
65R02 (Reduced + Bit + TXA, TAX),	SPF02A, SPL02C, SPL02D, SPL03B, SPL03C, SPL05A,
	SPL05B, SPL06A, SPL06B, SPL128A, SPLB20A,
	SPLB20A1, SPLB21A, SPLB22A, SPLG01
65S02 (Only Reduced Instruction sets)	SPF06A, SPF06A1, SPF18A, SPF18A1, SPF20A, SPF30A,
	SPF30A1, SPF30B, SPL02A
SUNPLUS (Reduced Instruction + BIT	SPCXXX, SPCRXX, SPMCXX, SPFA64, SPFA120, SPL08A,
+ TAX + TAX)	SPL10A, SPL15A, SPL15B, SPL25B, SPL25C, SPL30A,
(CPU12, CPU8)	SPL60A, SPL190A

Or you may apply x2s.exe with option of "/s" to list a summary of SUNPLUS CPU types.

C:>x2s/s

2500AD Object Code Convert Program Version 2.65

The corresponding Instruction Set to each body is:

65N02 (Full Set): SPL256A,

SPL512A,SPL512B,

SPL1000A, SPL1000B

65R02 (Reduce+Bit+TXA,TAX): SPF02A,

SPL02C,SPL02D SPL03B,SPL03C, SPL05A,SPL05B, SPL06A,SPL06B,

SPL128A,

SPLB20A, SPLB20A1, SPLB21A, SPLB22A,

SPLG01

65S02 (Only Reduce Set): SPF06A,SPF06A1,

SPF18A,SPF18A1,SPF20A, SPF30A,SPF30A1,SPF30B,

SPL02A

SunPlus (Reduce+BIT+TXA+TAX): SPCxxx,SPCRxx,SPMCxx,


SPFA64,SPFA120, SPL08A,SPL10A, SPL15A,SPL15B, SPL25B,SPL25C,

SPL30A,SPL60A,SPL190A

Note: Be sure to use the newest version of x2s.exe




# Register



Register	Size	Description
Accumulator (A)	8 Bit	Accumulator is the only register that can be used
		for arithmetic or logic operation such as ADD,
		SUB, AND, OR and EOR and store the result in it.
Index Register X	8 Bit	X is an index register which can be used as a
		memory buffer, a offset, or a counter.
Index Register Y	8 Bit	Y is an index register which can be used as a
		memory buffer, a offset, or a counter.
Program Counter(PC)	16 Bit	PC is a 16-bit register. Program Counter points to
		an address location where an instruction is held and
		waits to be executed by CPU next. When CPU
		fetches one instruction to execute, PC is
		incremented to the next location in memory from
		which the next instruction to be executed will be
		taken unless a branch is occurred that will lead PC
		points to the specified address location.
Stack Pointer(SP)	8 Bit	Stack Pointer is an 8-bit register. Normally, SP is
		used for storing return address, data of status
		register or temporary data.
Status Register (P)	8 Bit	Status Register usually offers information on result
		of previous instruction executed.



### Status Register (P)




If arithmetic or logic operation results to negative, N is set to 1; otherwise, N=0.

<sup>\*</sup> Note: Not all instructions affect Status Register. A detailed instruction description will be discussed in later section.



#### Stack

In normal use, stack can be used as storing return address, temporary data or register's content. A stack has the property that the last item placed on the stack will be the first item removed. This property is commonly referred to as last in, first out, or simply **LIFO**. A diagram is shown as follows:




In push activity, a value of 30 is pushed first. Then, a value of 40 is pushed. Thus, the value of 40 is now stored on the top on stack. After all values stored in the stack, the value order is 60, 50, 40, 30. Now, in pop activity, the value of 60 will be popped out first. Second, the value of 50 will be popped. Then, 40 and 30 will be popped out in order. Stack is empty after all the values are popped.




#### Stack Pointer (SP)

Stack Pointer is a pointer which usually points to an available location where can be stored pushed data. Normally, stack pointer is extended from FF to 00 in CPU 12. When data is pushed onto stack, stack pointer will decrease by 1. When data is pulled(popped) from stack, stack pointer is increased by 1.



Stack Pointer, Push

First of all, a data 0ABH is pushed onto stack; then the stack pointer points to the address location \$FE. Second, a data of 0CDH is pushed onto stack and the stack pointer then points to the address location \$FD. Third, a data of 0EFH is pushed onto stack and the stack pointer is now pointing to the address location \$FC.



In the pop activity, the stack pointer will be increased by 1 first; then stack pops the value of 0EFH. The stack pointer is now pointing to the address location \$FD. When pop acts again, stack pointer will be increased by 1 again; then pops the value of 0CDH. At this moment, the stack pointer is pointing to the address location \$FE. Finally, the stack pointer is increased by 1 and pops the value of 0ABH. Now, the stack pointer is pointing to the original address location \$FF. Note that if stack now pops again, the stack pointer will point to location \$00. This is an illegal stack activity since the bottom of stack is \$FF.



# **Addressing Mode**

# Immediate addressing mode

There is one byte in an immediate addressing mode.

Operation: **OP-code** #dd

where #dd can be:


binary: #%00000001 or #00000001B

decimal: #01 or #01D hexdecimal: #01H or #\$01

Example:

AND #\$08

N	V	В	D	I	Z	C
!	_	_	_	_	!	-



Example:

Given: A=7EH

AND #88H

Result:

88 AND 7E → 08H

 $08H \rightarrow A \quad (08H \text{ stored in A})$ 



# Absolute addressing mode


The absolute addressing mode uses two bytes (adr 16) to specify a memory address. The adr 16 may be the address of a byte of data or the beginning address for the next instruction.

Operation: OP-code Adr16

Example:

AND \$0030

N	V	В	D	I	Z	C
!	-	-	-	-	!	-





# Absolute indexed addressing mode


The absolute indexed addressing mode uses two-part (adr 16 and X) to specify a memory address.

Operation: **OP-code** Adr 16, X

Example:

LDA \$0500,X

N	V	В	D	I	Z	C
!	-	-	-	-	!	-



The new address is \$500 + \$02 = \$502. This operation will copy the data of \$502 to Accumulator. Therefore, Accumulator contains A8.



# Zero Page Addressing Mode


The zero page addressing mode uses the low-order byte of the address in page zero (adr 08) to specify a memory address.

Operation: OP-Code Adr 08

Example:

LDA \$28

N	V	В	D	I	Z	C
!	-	-	-	-	!	-



Copy data from location \$28 to Accumulator.




# Zero Page Indexed addressing Mode

The zero page indexed addressing mode uses two-part (adr 08 and X) to specify a memory address.

Operation: OP-Code Adr 08, X

Example:

LDX #\$20 LDA #\$77 STA \$60, X



The new address = \$60 + \$20 = \$80

Store #77H into \$80.



# Implied addressing mode

The implied addressing mode does not have any address.

Operation: OP-Code

Example:

TAX ; To transfer data from accumulator to register X.

CLC ; To clear carry


# Accumulator addressing mode


The accumulator addressing mode does not have any address. The instruction operates on the data in the accumulator.

Operation: OP-Code

Example:

ROL Rotate Left with Carry ROR Rotate Right with Carry







# Indexed indirect addressing mode


The pre-indexed indirect addressing mode uses "(adr 08 and X)" to specify a memory address. Only register X can be used in this mode. The pre-indexed indirect address is a zero-page indexed direct address. Thus, the valid address must be on page zero.

Operation: OP-Code (Adr 08, X)

Example:

AND (\$20, X)

N	V	В	D	I	Z	C
!	-	-	-	-	!	-



Program Memory




# **Indirect addressing mode**

Index addressing mode can only use JMP instruction.

Operation: JMP (Adr)

### **Example:**

JMP (\$31FE)



PC=ppqq



# **Indirect Indexed addressing mode**


Indirect Indexed addressing mode can only be applied for Y index register.

Operation: Opcode (aa), Y

**Example:** 

LDA (\$20), Y

N	V	В	D	I	Z	C
!	-	-	-	-	!	-






# Relative addressing mode

The relative addressing mode uses (adr 08) to specify a memory address. The relative addressing mode only uses with the branch instructions. The maximum branch forward is 127 bytes and the maximum branch backward is 128 bytes.

Operation: OP-Code Adr 08

#### Example:





# Format of Assembly Language Instruction

There are four parts of assembly language instruction.

[label:] OP-code [operand][; comment]

[]: represents optional item.

**Label field** It labels an instruction. Programmers are able to use the label as an

address. Some rules should be applied:

• Start in column 1 or use a colon (:) at the end of a label.

• Start with a letter.

• Do not use the name of OP-code or register.

• 1 to 32 characters

• Avoid special symbols

**OP-Code field** It is an instruction field.

**Operand field** It can be data or addresses used in the program. When

OP-Code is a single byte, operand field is omitted. When the address mode is immediate, it is a byte of data. It is a symbol for a location where a byte of data is found. It is a label when it refers to

a program address.

**Comment field** The comment field will increase the program's readability. A

semicolon (;) should be placed at the beginning of comment.

For example:

LDA #00; load data 00 to A

STA Counter; load value of A into Counter

Note: A space is needed between two fields.



# **Instructions**

#### **ADC**

Add to Accumulator with Carry,  $(A+M+C) \rightarrow A, C$ 

Addressing mode	Assembly	6502	Sunplus Opcode	No. Bytes	No. Cycles	Available Instruction			
	Language	Opcode				65n02	65r02	65s02	Sunplus
	Form								Code
Immediate	ADC #dd	69H	56H	2	2	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page	ADC aa	65H	17H	2	3	V	$\sqrt{}$	V	$\sqrt{}$
Zero Page, X	ADC aa, X	75H	1FH	2	4	V			
Absolute	ADC aaaa	6DH	57H	3	4	$\sqrt{}$			
Absolute, X	ADC aaaa, X	7DH	5FH	3	4*	V			
Absolute, Y	ADC aaaa, Y	79H	5EH	3	4*	V			
(Indirect, X)	ADC (aa, X)	61H	16H	2	6	$\sqrt{}$			
(Indirect), Y	ADC (aa), Y	1EH	1EH	2	5*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	!	-	-	-	!	!

N: Set if result is negative

V: Set if arithmetic overflow occurs.

Z: Set if result is 0

C: Set if there is a carry from the most significant bit of the result.



### **AND**

AND memory data with Accumulator,  $(A^M) \rightarrow A$ 

Addressing mode	Assembly	6502	Sunplus	No.	No.	<b>Available Instruction</b>		ection	
	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	AND #dd	29H	54H	2	2	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\checkmark$
Zero Page	AND aa	25H	15H	2	3	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Zero Page, X	AND aa, X	35H	1DH	2	4	$\sqrt{}$			
Absolute	AND aaaa	2DH	55H	3	4	$\sqrt{}$			
Absolute, X	AND aaaa, X	3DH	5DH	3	4*	$\sqrt{}$			
Absolute, Y	AND aaaa, Y	39H	5CH	3	4*	$\sqrt{}$			
(Indirect, X)	AND (aa, X)	21H	14H	2	6	$\sqrt{}$			
(Indirect), Y	AND (aa), Y	31H	1CH	2	5*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.


N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative



# **ASL**

Accumulator Shift Left



Addressing mode	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Accumulator	ASL A	0AH	СОН	1	2	<b>V</b>	V	V	√
Zero Page	ASL aa	06H	81H	2	5	$\sqrt{}$	V	$\sqrt{}$	$\sqrt{}$
Zero Page, X	ASL aa, X	16H	89H	2	6	$\sqrt{}$			
Absolute	ASL aaaa	0EH	C1H	3	6	<b>V</b>			
Absolute, X	ASL aaaa, X	1EH	С9Н	3	7	√			

 N	V	В	D	I	Z	C
!	-	-	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if the bit shifted from the most significant bit is 1.



# BCC/BCS/BEQ/BMI/BNE/BPL/BVC/BVS

Branch to aa if condition is true.

The range of relative addressing is -128 (backward) and +127 (forward) bytes.

Assembly	Condition	6502	Sunplus	No.	No.	Available Instruction		on	
Language		Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
Form									Code
BCC aa	C=0	90H	28H	2	2*	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$
BCS aa	C=1	ВОН	38H	2	2*	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\checkmark$
BEQ aa	Z=1	F0H	3AH	2	2*	<b>√</b>	<b>√</b>	V	$\checkmark$
BMI aa	N=1	30H	18H	2	2*	<b>√</b>	<b>√</b>	V	<b>√</b>
BNE aa	Z=0	D0H	2AH	2	2*	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\checkmark$
BPL aa	N=0	10H	08H	2	2*	<b>√</b>	<b>√</b>	V	$\checkmark$
BVC aa	V=0	50H	0AH	2	2*	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\checkmark$
BVS aa	V=1	70H	1AH	2	2*	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$

- Add 1 clock cycle if branch occurs to the same page.
- Add 2 clock cycles if branch occurs to different page.

N	V	В	D	1	Z	С
-	•	•	-	-	-	-



### **BIT**

Test bit in memory with Accumulator

Addressing		6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Zero Page	BIT aa	24H	11H	2	3	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$
Absolute	BIT aaaa	2CH	51H	3	4	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$

N	V	В	D	I	Z	С
!	!	_	-	-	!	-

N: Set if bit7 of the result is 1

V: Set if bit 6 of the result is 1.

Z: Set if result is 0

#### **BRK**

Force an interrupt to program

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
	FOIM								Code
Implied	BRK	00H	00H	1	7	$\checkmark$	$\checkmark$	$\checkmark$	<b>√</b>

N	V	В	D	I	Z	C
-	-	!	-	!	-	-

B: Unconditionally set

I: Unconditionally set



### **CLC**

Clear Carry flag

Addressing	_	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	CLC	18H	48H	1	2.	V	√	√	√

N	V	В	D	I	Z	C
_	-	-	-	-	-	!

C: Unconditionally cleared.

#### **CLD**

Clear Decimal mode

Addressing	Assembly	6502	Sunplus	No.	No.		Available Instruction		
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	CLD	D8H	6АН	1	2	√			

N	V	В	D	I	Z	C
-	-	-	!	-	-	-

D: Unconditionally cleared.

#### **CLI**

Clear Interrupt mask. (enable interrupt)

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
	roim								Code
Implied	CLI	58H	4AH	1	2	√		V	√ √

N	V	В	D	I	Z	C
-	-	-	_	!	-	-

I: Unconditionally cleared.



### **CLV**

#### Clear overflow

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			ion
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
									Code
Implied	CLV	В8Н	78H	1	2	V	V	<b>√</b>	<b>√</b>

N	V	В	D	I	Z	C
-	!	-	-	-	-	-

V: Unconditionally cleared.

### **CMP**

Compare memory data with Accumulator, A - M

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
									Code
Immediate	CMP #dd	С9Н	66H	2	2	$\sqrt{}$	$\checkmark$	√	$\sqrt{}$
Zero Page	CMP aa	С5Н	27H	2	3	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page, X	CMP aa, X	D5H	2FH	2	4	V	$\sqrt{}$	V	$\sqrt{}$
Absolute	CMP aaaa	CDH	67H	3	4	$\sqrt{}$			
Absolute, X	CMP aaaa, X	DDH	6FH	3	4*	$\sqrt{}$			
Absolute, Y	CMP aaaa, Y	D9H	6ЕН	3	4*	$\sqrt{}$			
(Indirect, X)	CMP (aa, X)	C1H	26H	2	6	$\sqrt{}$			
(Indirect), Y	CMP (aa), Y	D1H	2EH	2	5*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	-	-	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if a "borrow" occurred. (M > A)



#### **CPX**

Compare memory data with Register X, X - data

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	CPX #dd	ЕОН	32H	2	2	$\sqrt{}$	$\sqrt{}$	V	V
Zero Page	CPX aa	E4H	33H	2	3	<b>V</b>	$\sqrt{}$	<b>V</b>	$\sqrt{}$
Absolute	CPX aaaa	ECH	73H	3	4	$\sqrt{}$			

N	V	В	D	I	Z	С
!	-	-	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if a "borrow" occurred. (data > X)

#### **CPY**

Compare memory data with Register Y, Y - data

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	CPY #dd	СОН	22H	2	2	<b>V</b>			
Zero Page	CPY aa	С4Н	23H	2	3	$\sqrt{}$			
Absolute	CPY aaaa	ССН	63H	3	4	$\checkmark$			

N	V	В	D	I	Z	С
!	-	-	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if a "borrow" occurred. (data > Y)



### **DEC**

Decrement memory by one

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Zero Page	DEC aa	С6Н	АЗН	2	5	√	√	<b>V</b>	√
Zero Page, X	DEC aa, X	D6H	ABH	2	6		V		<b>√</b>
Absolute	DEC aaaa	СЕН	ЕЗН	3	6	V			
Absolute, X	DEC aaaa, X	DEH	EBH	3	7	$\checkmark$			

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative

Z: Set if result is 0

# **DEX**

Decrement Register X by one

Addressing	Assembly	6502	Sunplus	No.	No.		Available Instruction		
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	DEX	САН	E2H	1	2	V	V	<b>V</b>	$\sqrt{}$

N	V	В	D	I	$\mathbf{Z}$	C
!	-	-	-	-	!	-

N: Set if result is negative



#### **DEY**

Decrement Register Y by one

Addressing	Assembly	6502	Sunplus	No.	No.		vailable Instruction		on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	DEY	88H	60H	1	2	$\checkmark$			

N	V	В	D	I	Z	C
!	-	-	-	-	!	_

N: Set if result is negative

Z: Set if result is 0

### **EOR**

Exclusive-OR memory with Accumulator, A  $\leftarrow$  A XOR memory

Addressing	Assembly	6502	Sunplus	No.	No.	A	Available Instruction		
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	EOR #dd	49H	46H	2	2	$\sqrt{}$	<b>√</b>	<b>√</b>	$\sqrt{}$
Zero Page	EOR aa	45H	07H	2	3	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$
Zero Page, X	EOR aa, X	55H	0FH	2	4	$\sqrt{}$	$\checkmark$		$\sqrt{}$
Absolute	EOR aaaa	4DH	47H	3	4	$\sqrt{}$			
Absolute, X	EOR aaaa, X	5DH	4FH	3	4*	$\sqrt{}$			
Absolute, Y	EOR aaaa, Y	59H	4EH	3	4*	$\sqrt{}$			
(Indirect, X)	EOR (aa, X)	41H	06H	2	6	$\sqrt{}$			
(Indirect), Y	EOR (aa), Y	51H	0EH	2	5*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	-	ı	-	ı	!	-

N: Set if result is negative



### **INC**

Increment memory by one

Addressing	Assembly	6502	Sunplus		No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Zero Page	INC aa	Е6Н	ВЗН	2	5	<b>V</b>	<b>√</b>	<b>V</b>	√
Zero Page, X	INC aa, X	F6H	ВВН	2	6	V			
Absolute	INC aaaa	EEH	F3H	3	6	$\checkmark$			
Absolute, X	INC aaaa, X	FEH	FBH	3	7	$\checkmark$			

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative

Z: Set if result is 0

# **INX**

Increment Register X by one

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	INX	E8H	72H	1	2	V	<b>√</b>	√	<b>√</b>

N	V	В	D	I	Z	С
!	-	-	-	-	!	-

N: Set if result is negative



# **INY**

Increment Register Y by one

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	INY	C8H	62H	1	2	$\checkmark$			

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative

Z: Set if result is 0

# **JMP**

Jump to specified location

Addressing			Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Absolute	JMP aaaa	4CH	43H	3	3	V	$\sqrt{}$	$\sqrt{}$	V
Indirect	JMP (aaaa)	6СН	53H	3	3	$\checkmark$	$\sqrt{}$	$\sqrt{}$	<b>√</b>

N	V	В	D	I	Z	C
-	-	-	-	-	-	-



#### **JSR**

Jump to subroutine

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Absolute	JSR aaaa	20H	10H	3	6	V	V	V	√ ×

With JSR instruction, the current address will be pushed on stack and then jumps to the specified subroutine. At the end of subroutine procedure, the RTS (return from subroutine) instruction can be used to return to the original program flow by popping saved address from stack.

N	V	В	D	I	Z	C
-	-	-	-	-	-	-

### LDA

Load memory data or data into Accumulator, A ← data

Addressing	Assembly	6502	Sunplus	No.	No.	<b>Available Instruction</b>			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	LDA #dd	А9Н	74H	2	2	V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Zero Page	LDA aa	A5H	35H	2	3	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page, X	LDA aa, X	B5H	3DH	2	4	$\checkmark$	$\checkmark$	$\sqrt{}$	$\sqrt{}$
Absolute	LDA aaaa	ADH	75H	3	4	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$
Absolute, X	LDA aaaa, X	BDH	7DH	3	4*	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$
Absolute, Y	LDA aaaa, Y	В9Н	7CH	3	4*	$\checkmark$			
(Indirect, X)	LDA (aa, X)	A1H	34H	2	6	$\sqrt{}$	<b>V</b>	$\sqrt{}$	$\sqrt{}$
(Indirect), Y	LDA (aa), Y	B1H	3СН	2	5*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative



#### LDX

Load memory data or data into Register X, X ← data

Addressing	Assembly	6502	Sunplus		No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	LDX #dd	A2H	вон	2	2	$\sqrt{}$	$\sqrt{}$	V	$\checkmark$
Zero Page	LDX aa	АбН	B1H	2	3	$\checkmark$	$\checkmark$	$\sqrt{}$	$\checkmark$
Zero Page, Y	LDX aa, Y	В6Н	Е9Н	2	4	<b>√</b>			
Absolute	LDX aaaa	AEH	F1H	3	4	V			
Absolute, Y	LDX aaaa, Y	BEH	F9H	3	4*	V			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative

Z: Set if result is 0

#### LDY

Load memory data or data into Register Y, Y ← data

Addressing	Assembly	6502	Sunplus		No.	Available Instruction			n
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	LDY #dd	A0H	30H	2	2	$\checkmark$			
Zero Page	LDY aa	A4H	31H	2	3	$\checkmark$			
Zero Page, X	LDY aa, X	B4H	39H	2	4	$\checkmark$			
Absolute	LDY aaaa	ACH	71H	3	4	$\checkmark$			
Absolute, X	LDY aaaa, X	ВСН	79H	3	4*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.


N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative



# LSR

Local Shift Right



Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction		on	
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Accumulator	LSR A	4AH	С2Н	1	2	$\sqrt{}$			
Zero Page	LSR aa	46H	83H	2	5	$\sqrt{}$			
Zero Page, X	LSR aa, X	56H	8BH	2	6	$\checkmark$			
Absolute	LSR aaaa	4EH	СЗН	3	6	√			
Absolute, X	LSR aaaa, X	5EH	СВН	3	7	√			

N	V	В	D	I	Z	C
!	-	-	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if the bit shifted from the least significant bit is 1.

#### **NOP**

No operation

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			n
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	NOP	EAH	F2H	1	2	V	√	$\sqrt{}$	V

N	V	В	D	I	Z	C
-	_	_	_	_	_	_



#### **ORA**

OR memory with Accumulator, A ← A OR memory

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	ORA #dd	09H	44H	2	2	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page	ORA aa	05H	05H	2	3	V	V	V	$\sqrt{}$
Zero Page, X	ORA aa, X	15H	0DH	2	4	$\sqrt{}$			
Absolute	ORA aaaa	0DH	45H	3	4	$\sqrt{}$			
Absolute, X	ORA aaaa, X	1DH	4DH	3	4*	$\sqrt{}$			
Absolute, Y	ORA aaaa, Y	19H	4CH	3	4*	$\checkmark$			
(Indirect, X)	ORA (aa, X)	01H	04H	2	6	$\checkmark$			
(Indirect), Y	ORA (aa), Y	11H	0CH	2	5*	$\sqrt{}$			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if result is negative

Z: Set if result is 0

#### **PHA**

Push Accumulator on Stack

Addressing	Assembly		Sunplus		No.		l		
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	PHA	48H	42H	1	3	V	<b>√</b>	√	<b>V</b>

N	V	В	D	I	Z	C
-	-	-	-	-	-	-



## **PHP**

Push Status Flag on Stack

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
	10111								Code
Implied	PHP	08H	40H	1	3	<b>V</b>	<b>V</b>	<b>V</b>	$\sqrt{}$

N	V	В	D	I	Z	C
_	-	-	-	-	-	_

## **PLA**

Pull Accumulator from Stack

Addressing	Assembly	6502	Sunplus	No.	No.		Available Instruction		
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	PLA	68H	52H	1	4	V		V	√ V

N	V	В	D	I	Z	С
-	-	-	-	-	-	-

# **PLP**

Pull Status Flag from Stack


Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	PLP	28H	50H	1	4	<b>V</b>	$\sqrt{}$	√	V

N	V	В	D	I	Z	C
-	-	-	-	-	-	-



# **ROL**

#### Rotate Left



Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction				
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code	
Accumulator	ROL A	2AH	D0H	1	2	V	V	<b>V</b>	√	
Zero Page	ROL aa	26H	91H	2	5	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	
Zero Page, X	ROL aa, X	36H	99H	2	6	$\sqrt{}$				
Absolute	ROL aaaa	2EH	D1H	3	6	$\sqrt{}$				
Absolute, X	ROL aaaa, X	3ЕН	D9H	3	7	$\sqrt{}$				

N	V	В	D	I	Z	С
!	-	-	-	-	!	!

N: Set if result is negative


Z: Set if result is 0

C: Set if the bit shifted from the most significant bit position is 1.



## **ROR**

Rotate Right



Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Accumulator	ROR A	6AH	D2H	1	2	<b>V</b>	<b>V</b>	V	<b>√</b>
Zero Page	ROR aa	66H	93H	2	5	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Zero Page, X	ROR aa, X	76H	9BH	2	6	$\checkmark$			
Absolute	ROR aaaa	6EH	D3H	3	6	$\sqrt{}$			
Absolute, X	ROR aaaa, X	7EH	DBH	3	7	√			

N	V	В	D	I	Z	C
!	-	-	-	-	!	!

N: Set if result is negative

Z: Set if result is 0

C: Set if the bit shifted from the least significant bit position is 1.

## **RTI**

Return from Interrupt

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	RTI	40H	02H	1	6	V	V	<b>V</b>	<b>√</b>

N	V	В	D	I	Z	C

N: Restored from stack

V: Restored from stack

B, D, I: Restored from stack

Z: Restored from stack

C: Restored from stack



## **RTS**

Return from Subroutine

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	RTS	60H	12H	1	6	V	V	<b>√</b>	√

N	V	В	D	I	Z	C
-	-	-	-	-	-	-

## **SBC**

Subtract from Accumulator with Carry,  $(A-M-C) \rightarrow A, C$ 

Addressing	Assembly	6502	Sunplus	No.	No.		<b>Available Instruction</b>		
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Immediate	SBC #dd	Е9Н	76H	2	2	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page	SBC aa	E5H	37H	2	3	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page, X	SBC aa, X	F5H	3FH	2	4	$\sqrt{}$			
Absolute	SBC aaaa	EDH	77H	3	4	$\sqrt{}$			
Absolute, X	SBC aaaa, X	FDH	7FH	3	4*	$\sqrt{}$			
Absolute, Y	SBC aaaa, Y	F9H	7EH	3	4*	$\checkmark$			
(Indirect, X)	SBC (aa, X)	E1H	36H	2	6	V			
(Indirect), Y	SBC (aa), Y	F1H	3ЕН	2	5*	V			

<sup>\*</sup> Add 1 clock cycle if page boundary is crossed.

N	V	В	D	I	Z	C
!	!	_	_	_	!	!

N: Set if result is negative

V: Set if arithmetic overflow occurs.

Z: Set if result is 0

C: Set if there is a "borrow" occurred. (M > A).



## **SEC**

Set Carry Flag to 1, C  $\leftarrow$ 1

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	SEC	38H	58H	1	2	V	V	V	<b>√</b>

N	V	В	D	I	Z	C
-	-	-	-	-	-	!

C: Unconditionally Set

## **SED**

Set Decimal Mode to 1, D ←1

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	SED	F8H	7AH	1	2	<b>√</b>			

N	V	В	D	I	Z	C
-	-	-	!	-	-	-

D: Unconditionally Set

## **SEI**

Set Interrupt Disable flag to 1, I ←1 (Disable Interrupt)

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction				
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code	
Implied	SEI	78H	5AH	1	2	$\checkmark$	√	$\checkmark$	$\checkmark$	

N	V	В	D	I	Z	C
-	-	-	-	!	-	-

I: Unconditionally Set



## **STA**

Store Accumulator in memory, M  $\leftarrow$  A

Addressing	Assembly	6502	Sunplus	No.	No.	A	Available Instruction		on
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Zero Page	STA aa	85H	25H	2	3	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
Zero Page, X	STA aa, X	95H	2DH	2	4	$\sqrt{}$	$\sqrt{}$	V	V
Absolute	STA aaaa	8DH	65H	3	4	$\sqrt{}$			
Absolute, X	STA aaaa, X	9DH	6DH	3	5	$\sqrt{}$			
Absolute, Y	STA aaaa, Y	99H	6CH	3	5	$\sqrt{}$			
(Indirect, X)	STA (aa, X)	81H	24H	2	6	$\sqrt{}$			
(Indirect), Y	STA (aa), Y	91H	2CH	2	6	$\checkmark$			

N	V	В	D	I	Z	C
!	-	-	-	-	!	_

N: Set if result is negative

Z: Set if result is 0

## **STX**

Store Register X in memory,  $M \leftarrow X$ 

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
									Code
Zero Page	STX aa	86H	A1H	2	3	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$
Zero Page, Y	STX aa, Y	96H	А9Н	2	4	$\sqrt{}$			
Absolute	STX aaaa	8EH	E1H	3	4	V	$\sqrt{}$	<b>√</b>	$\sqrt{}$

N	V	В	D	I	Z	C
!	-	-	-	-	!	1

N: Set if result is negative

Z: Set if result is 0



# **STY**

Store Register Y in memory,  $M \leftarrow Y$ 

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			ion
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Zero Page	STY aa	84H	21H	2	3	V			
Zero Page, X	STY aa, X	94H	29H	2	4	$\sqrt{}$			
Absolute	STY aaaa	8CH	61H	3	4	$\checkmark$			

N	V	В	D	I	Z	С
!	-	ı	ı	ı	!	-

N: Set if result is negative

Z: Set if result is 0

## TAX

Transfer Accumulator to Index  $X, X \leftarrow A$ 

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	TAX	AAH	F0H	1	2	V	V		

N	V	В	D	I	Z	С
!	-	-	-	-	!	-

N: Set if the result is negative

Z: Set if the result is 0



#### **TAY**

Transfer Accumulator to Index Y, Y ← A

Addressing	Assembly	6502	Sunplus	No.	No.	A	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code	
Implied	TAY	A8H	70H	1	2	V				

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if the result is negative

Z: Set if the result is 0

## **TSX**

Transfer Stack to Index  $X, X \leftarrow S$ 

Addressing	Assembly		Sunplus		No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
									Code
Implied	TSX	BAH	F8H	1	2	V	√	<b>√</b>	√

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if the result is negative

Z: Set if the result is 0

## **TXA**

Transfer Register X to Accumulator, A  $\leftarrow$  X

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus
	roim								Code
Implied	TXA	8AH	ЕОН	1	2	√	$\checkmark$		√

N	V	В	D	I	Z	C
!	-	-	-	-	!	1

N: Set if the result is negative

Z: Set if the result is 0



## **TXS**

Transfer Register X to Stack,  $S \leftarrow X$ 

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction			
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	TXS	9AH	E8H	1	2	V	V	V	<b>V</b>

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if the result is negative

Z: Set if the result is 0

## **TYA**

Transfer Register Y to Accumulator,  $A \leftarrow Y$ 

Addressing	Assembly	6502	Sunplus	No.	No.	Available Instruction		cion	
mode	Language Form	Opcode	Opcode	Bytes	Cycles	65n02	65r02	65s02	Sunplus Code
Implied	TYA	98H	68H	1	2	V			

N	V	В	D	I	Z	C
!	-	-	-	-	!	-

N: Set if the result is negative

Z: Set if the result is 0



# **Summary of Available Instruction set for each CPU Type**

No.	Instruction	Address Mode	65n02	65r02	65s02	Sunplus Code
1.	ADC #dd	Immediate	$\sqrt{}$	$\sqrt{}$	√	√
2.	ADC aa	Zero page	$\sqrt{}$	V	V	V
3.	ADC aa, X	Zero page	$\sqrt{}$			
		Indexed X				
4.	ADC aaaa	Absolute	$\sqrt{}$			
5.	ADC aaaa,X	Absolute	$\sqrt{}$			
		Indexed X				
6.	ADC aaaa,Y	Absolute	$\sqrt{}$			
		Indexed Y				
7.	ADC (aa,X)	Indexed	$\sqrt{}$			
		Indirect X				
8.	ADC (aa), Y	Indirect	$\sqrt{}$			
		Indexed Y				
9.	AND #dd	Immediate	$\sqrt{}$	V	√	V
10.	AND aa	Zero page	$\sqrt{}$	V	V	V
11.	AND aa, X	Zero page	$\sqrt{}$			
		Indexed X				
12.	AND aaaa	Absolute	$\sqrt{}$			
13.	AND aaaa,X	Absolute	$\sqrt{}$			
		Indexed X				
14.	AND aaaa,Y	Absolute	$\sqrt{}$			
		Indexed Y				
15.	AND (aa,X)	Indexed	$\sqrt{}$			
		Indirect X				
16.	AND (aa), Y	Indirect	$\sqrt{}$			
		Indexed Y				
17.	ASL A	accumulator	V			
18.	ASL aa	Zero page	V			
19.	ASL aa,X	Zero page	$\sqrt{}$			
		Indexed x				
20.	ASL aaaa	Absolute	V			
21.	ASL aaaa,X	Absolute	$\sqrt{}$			
		Indexed x				
22.	BCC ??	Relative	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$



	1	1	1	T	T	1
23.	BCS ??	Relative	V	V	$\sqrt{}$	V
24.	BEQ ??	Relative	V	V	√	√
25.	BIT aa	Zero page	V	V		√
26.	BIT aaaa	Absolute	V	$\checkmark$		√
27.	BMI ??	Relative	V	V	√	V
28.	BNE ??	Relative	V	V	√	V
29.	BPL ??	Relative	$\checkmark$	$\sqrt{}$	$\checkmark$	V
30.	BRK	Implied	$\checkmark$	$\sqrt{}$	$\checkmark$	V
31.	BVC ??	Relative	$\checkmark$	$\sqrt{}$	$\checkmark$	V
32.	BVS ??	Relative	$\checkmark$	$\sqrt{}$	$\checkmark$	V
33.	CLC	Implied	$\checkmark$	$\sqrt{}$	$\checkmark$	V
34.	CLD	Implied	$\sqrt{}$			
35.	CLI	Implied	√	V	V	V
36.	CLV	Implied	$\checkmark$	$\sqrt{}$	$\checkmark$	V
37.	CMP #dd	Immediate	$\checkmark$	$\sqrt{}$	V	V
38.	CMP aa	Zero page	$\checkmark$	$\sqrt{}$	$\checkmark$	V
39.	CMP aa, X	Zero page	$\checkmark$	$\sqrt{}$	$\checkmark$	$\sqrt{}$
		Indexed X				
40.	CMP aaaa	Absolute	$\checkmark$			
41.	CMP aaaa,X	Absolute	$\checkmark$			
		Indexed X				
42.	CMP aaaa,Y	Absolute	$\checkmark$			
		Indexed Y				
43.	CMP (aa,X)	Indexed	$\checkmark$			
		Indirect X				
44.	CMP (aa), Y	Indirect	$\checkmark$			
		Indexed Y				
45.	CPX #dd	Immediate	<b>V</b>	V	$\sqrt{}$	V
46.	CPX aa	Zero page	√	V	V	√
47.	CPX aaaa	Absolute	V			
48.	CPY #dd	Immediate	√			
49.	CPY aa	Zero page	√			
50.	CPY aaaa	Absolute	√			
51.	DEC aa	Zero page	√	V	V	V
52.	DEC aa, X	Zero page	$\checkmark$	V		$\checkmark$
		Indexed X				
53.	DEC aaaa	Absolute	√			



					1	<del></del>
54.	DEC aaaa,X	Absolute	$\sqrt{}$			
		Indexed X				
55.	DEX	Implied	$\sqrt{}$	V	√	$\sqrt{}$
56.	DEY	Implied	√			
57.	EOR #dd	Immediate	$\checkmark$	V	√	V
58.	EOR aa	Zero page	$\checkmark$	V	√	$\sqrt{}$
59.	EOR aa, X	Zero page	$\checkmark$	$\checkmark$		$\checkmark$
		Indexed X				
60.	EOR aaaa	Absolute	$\sqrt{}$			
61.	EOR aaaa,X	Absolute	$\checkmark$			
		Indexed X				
62.	EOR aaaa,Y	Absolute	$\sqrt{}$			
		Indexed Y				
63.	EOR (aa,X)	Indexed	$\sqrt{}$			
		Indirect X				
64.	EOR (aa), Y	Indirect	$\sqrt{}$			
		Indexed Y				
65.	INC aa	Zero page	$\sqrt{}$	V	V	V
66.	INC aa, X	Zero page	$\sqrt{}$			
		Indexed X				
67.	INC aaaa	Absolute	$\sqrt{}$			
68.	INC aaaa,X	Absolute	$\sqrt{}$			
		Indexed X				
69.	INX	Implied	$\sqrt{}$	V	V	V
70.	INY	Implied	$\sqrt{}$			
71.	JMP aaaa	Absolute	$\sqrt{}$	V	V	$\sqrt{}$
72.	JMP (aaaa)	Indirect absolute	$\sqrt{}$	V	V	V
73.	JSR aaaa	Absolute	$\sqrt{}$	V	V	$\sqrt{}$
74.	LDA #dd	Immediate	$\sqrt{}$	V	V	$\sqrt{}$
75.	LDA aa	Zero page	$\sqrt{}$	V	V	$\sqrt{}$
76.	LDA aa, X	Zero page	$\sqrt{}$	V	√	$\checkmark$
		Indexed X				
77.	LDA aaaa	Absolute	$\sqrt{}$	V	V	$\sqrt{}$
78.	LDA aaaa,X	Absolute	<b>√</b>	V	<b>√</b>	√
		Indexed X				
79.	LDA aaaa,Y	Absolute	$\sqrt{}$			
		Indexed Y				



	-		1			
80.	LDA (aa,X)	Indexed	$\sqrt{}$	$\checkmark$	$\checkmark$	$\checkmark$
		Indirect X				
81.	LDA (aa), Y	Indirect	$\sqrt{}$			
		Indexed Y				
82.	LDX #dd	Immediate	√	√	V	√
83.	LDX aa	Zero page	√	√	V	$\checkmark$
84.	LDX aa, Y	Zero page	$\checkmark$			
		Indexed Y				
85.	LDX aaaa	Absolute	$\sqrt{}$			
86.	LDX aaaa,Y	Absolute	$\sqrt{}$			
		Indexed Y				
87.	LDY #dd	Immediate	V			
88.	LDY aa	Zero page	V			
89.	LDY aa, X	Zero page	√			
		Indexed X				
90.	LDY aaaa	Absolute	√			
91.	LDY aaaa,X	Absolute	√			
		Indexed X				
92.	LSR A	Accumulator	√			
93.	LSR aa	Zero page	√ ×			
94.	LSR aa, X	Zero page	√ ×			
,	2511 444, 11	Indexed X	,			
95.	LSR aaaa	Absolute	<b>√</b>			
96.	LSR aaaa,X	Absolute	√ √			
70.	Lor auau,21	Indexed X	,			
97.	NOP	Implied	√	<b>√</b>	V	V
98.	ORA #dd	Immediate	√ √	√ √	√ √	√ √
99.	ORA aa	Zero page	√ √	√ √	√ √	√ √
100.	ORA aa, X	Zero page Zero page		v	V V	V
100.	OKA aa, A	Indexed X	, v			
101.	ORA aaaa	Absolute	√			
101.	ORA aaaa,X	Absolute				
102.	OKA aaaa,A	Indexed X	V			
102	ODA occay		√			
103.	ORA aaaa,Y	Absolute	V			
104	ODA (as W)	Indexed Y	-1			
104.	ORA (aa,X)	Indexed	$\sqrt{}$			
<u> </u>		Indirect X				



105.	ORA (aa), Y	Indirect	<b>√</b>			
103.	OKA (aa), 1	Indexed Y	v			
106.	PHA	Implied	<b>√</b>	V		V
	PHP	Implied	√ √	V	√	√ √
	PLA	Implied	√ √	√ √	√ √	√ √
	PLP	Implied	√ √	√ √	√	√ √
	ROL A	Accumulator	√ √	√ √	V	√ √
			√ √	√ √	V	√ √
	ROL aa	Zero page	√ √	V	V	V
112.	ROL aa, X	Zero page	V			
112	DOL	Indexed X	1			
	ROL aaaa	Absolute	√ 			
114.	ROL aaaa,X	Absolute	$\sqrt{}$			
		Indexed X	1	1	1	1
	ROR A	Accumulator	√	√	√	√
	ROR aa	Zero page	√	√		V
117.	ROR aa, X	Zero page	$\sqrt{}$			
		Indexed X				
118.	ROR aaaa	Absolute	V			
119.	ROR aaaa,X	Absolute	$\sqrt{}$			
		Indexed X				
120.	RTI	Implied	√	√	√	√
121.	RTS	Implied	√	V	$\sqrt{}$	V
122.	SBC #dd	Immediate	√	V	$\sqrt{}$	V
123.	SBC aa	Zero page	V	V	$\sqrt{}$	V
124.	SBC aa, X	Zero page	$\checkmark$			
		Indexed X				
125.	SBC aaaa	Absolute	V			
126.	SBC aaaa,X	Absolute	$\checkmark$			
		Indexed X				
127.	SBC aaaa,Y	Absolute	$\checkmark$			
		Indexed Y				
128.	SBC (aa,X)	Indexed	$\checkmark$			
		Indirect X				
129.	SBC (aa), Y	Indirect	$\checkmark$			
		Indexed Y				
130.	SEC	Implied	V	√	V	√
131.	SED	Implied	V			



	T				<u> </u>	
132.	SEI	Implied	V	$\sqrt{}$	√	V
133.	STA aa	Zero page	√	$\checkmark$	√	$\sqrt{}$
134.	STA aa, X	Zero page	$\sqrt{}$	$\checkmark$	$\checkmark$	$\checkmark$
		Indexed X				
135.	STA aaaa	Absolute	√			
136.	STA aaaa,X	Absolute	$\checkmark$			
		Indexed X				
137.	STA aaaa,Y	Absolute	$\sqrt{}$			
		Indexed Y				
138.	STA (aa,X)	Indexed	$\sqrt{}$	$\sqrt{}$	$\checkmark$	$\sqrt{}$
		Indirect X				
139.	STA (aa), Y	Indirect	$\sqrt{}$			
		Indexed Y				
140.	STX aa	Zero page	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$
141.	STX aa, Y	Zero page	$\sqrt{}$			
		Indexed Y				
142.	STX aaaa	Absolute	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$
143.	STY aa	Zero page	$\sqrt{}$			
144.	STY aa, X	Zero page	$\sqrt{}$			
		Indexed X				
145.	STY aaaa	Absolute	$\sqrt{}$			
146.	TAX	Implied	$\sqrt{}$	$\checkmark$		$\sqrt{}$
147.	TAY	Implied	$\sqrt{}$			
148.	TSX	Implied	√	V	<b>V</b>	√
149.	TXA	Implied	√	V		√
150.	TXS	Implied	√	V	<b>V</b>	√
151.	TYA	Implied	√			