

Revisiting Isolated and Trusted Execution via **Microarchitectural Cryptanalysis**

Daniel Moghimi
Worcester Polytechnic Institute

Committee Members:

- Prof. Donald R. Brown (Department Head)
- Prof. Thomas Eisenbarth (Co-advisor)
- Prof. Simha Sethumadhavan (External Committee)
- Prof. Berk Sunar (Co-advisor)

*December 4, 2020
PhD Defense*



Security Isolation in Modern-day Computing



Single user,
single task

Security Isolation in Modern-day Computing





Single user,
single task


30 years of
evolution




Multiuser, multitask,
several security domains



Security Isolation in Modern-day Computing




Security Isolation in Modern-day Computing



Security Isolation in Modern-day Computing


- Architectural Isolation
 - Process-level Isolation
 - VM-level Isolation/Virtualization
 - In-process Isolation (Browser, JavaScript)



Are we good with secure isolation?



Security Failures - HeartBleed Example




- Vulnerability in OpenSSL Cryptographic Library
- Buffer Overflow Leaking the Private Key
- It affected millions of computers.




- Buffer overflows are well-understood problems for decades.
- **The price of a single line of unsanitized code:**

`memcpy (bp, pl, payload)`






FORESHADOW








Cache Attacks and Microarchitectural Security

- Software-based side-channel Attacks
- A user-level adversary leaks the data or secret of other users.
- Running specially-crafted software that exploits the behavior of the microarchitecture.
- Violating
 - process-level isolation
 - VM-level isolation
- Osvik et al, Cache Attacks and Countermeasures, 2005
- Percival, CACHE MISSING FOR FUN AND PROFIT



Problems in Microarchitectural Security

- People have proposed ad-hoc Countermeasures, e.g.
 - Randomized Cache Access Pattern
 - Partitioned Cache
 - Constant-cache Access Pattern
 - Detection of Frequent Cache Misses

Problems in Microarchitectural Security

- People have proposed ad-hoc Countermeasures, e.g.
 - Randomized Cache Access Pattern
 - Partitioned Cache
 - Constant-cache Access Pattern
 - Detection of Frequent Cache Misses
- Countermeasures are either not used or utterly ineffective.
- Why?

Problems in Microarchitectural Security

- People have proposed ad-hoc Countermeasures, e.g.
 - Randomized Cache Access Pattern
 - Partitioned Cache
 - Constant-cache Access Pattern
 - Detection of Frequent Cache Misses
- Countermeasures are either not used or utterly ineffective.
- Why?



1. Earliness

Problems in Microarchitectural Security

- People have proposed ad-hoc Countermeasures, e.g.
 - Randomized Cache Access Pattern
 - Partitioned Cache
 - Constant-cache Access Pattern
 - Detection of Frequent Cache Misses
- Countermeasures are either not used or utterly ineffective.
- Why?



1. Earliness



2. Fuzzy Impact

Problems in Microarchitectural Security

- People have proposed ad-hoc Countermeasures, e.g.
 - Randomized Cache Access Pattern
 - Partitioned Cache
 - Constant-cache Access Pattern
 - Detection of Frequent Cache Misses
- Countermeasures are either not used or utterly ineffective.
- Why?



1. Earliness



2. Fuzzy Impact




3. Expertise & Tooling

1. Uncovering μ-Arch Side Channels


Cache Attacks

- There are many different type of cache attacks:
 - Flush+Reload (Flush+Flush)
 - Prime+Probe
 - Evict+Reload
- Cache attacks leak memory access patterns of collocated victims with 64-byte granularity.
- Secret-dependent memory accesses leak some information about the secret. Examples:
 - AES: S-Box lookups
 - RSA: Table lookups in fixed-window Montgomery exponentiation


Cache Attacks - Cache Line Resolution




Cache Attacks - Cache Line Resolution




Cache Attacks - Cache Line Resolution




CPU Memory Subsystem




CPU Memory Subsystem - Address Translation




CPU Memory Subsystem - Address Translation




CPU Memory Subsystem - Address Translation




CPU Memory Subsystem - Store Forwarding



CPU Memory Subsystem - Store Forwarding





CPU Memory Subsystem - Store Forwarding




MemJam Attack


- Address translation can be expensive.
- 4K Aliasing: Addresses that are 4K apart are assumed dependent.
- The dependency is verified after the execution!
- Re-execution of the load block due to false dependency
 - It causes timing delay and side channel



MemJam - Intra Cache Line Resolution



MemJam - Intra Cache Line Resolution




- Conflicted intra-cache line leakage (4-byte granularity)
- Higher time → Memory accesses with the same bit 3 - 12
- 4 bits of intra-cache level leakage


Why should we care the improved resolution?

MemJam - Attacking So-Called Constant Time AES

- Scatter-gather implementation of AES
 - Intel SGX Software Development Kit (SDK) and IPP Cryptography Library
 - 256 S-Box – 4 Cache Line
 - Cache independent access pattern





MemJam - Attacking So-Called Constant Time AES



$$index = S^{-1}(c \oplus k) \longrightarrow index < 4$$

AES Key Recovery



**US 7,603,527 B2 RESOLVING FALSE DEPENDENCIES OF
SPECULATIVE LOAD INSTRUCTIONS**

"an operation X may determine whether the lower portion of the virtual address of a speculative load instruction matches the lower portion of virtual addresses of older store operations" Loosnet Check


....

"in an embodiment, the load instruction may have its input data forwarded from the store operation from which the load instruction depends at operation" Store Forwarding

"If there is a hit at operation X and a miss at operation Y, ... the physical addresses of the load and the store may be compared at an operation Z"


"In one embodiment, if there is a hit at operation X and the physical address of the load or the store operations is not valid, the physical address check at operation Z may be considered as a hit" "In some embodiments, the physical address check at operation Z may use a partial physical address, e.g., base on data stored in the SAB. This makes the checking at operation Z conservative. Accordingly, in some embodiments, a match may occur on a partial address and block..."

Finenet Check




SPOILER Attack Dependency Resolution


Spoiler: Finding Undocumented Aliasing




Spoiler: Finding Undocumented Aliasing




Spoiler: Finding Undocumented Aliasing




Spoiler: Finding Undocumented Aliasing




Spoiler: Finding Undocumented Aliasing




Spoiler: Finding Undocumented Aliasing




Spoiler: Finding Undocumented Aliasing




Spoiler: Learning on Physical Address Bits



Spoiler: Learning on Physical Address Bits




← →
L1 Cache Attacks





← →
L2/L3 Cache Attacks

Spoiler: Learning on Physical Address Bits



Spoiler: Learning on Physical Address Bits



A dark, grainy photograph showing the backs of several people seated in a movie theater. A man in the center is holding a drink and a bag of popcorn. The scene is dimly lit, with the screen's glow visible in the background.

2. Data Leakage via Automated Synthesis


Transient Execution Attacks

- Date leakage as oppose to access pattern leakage
- Spectre
 - Due to the CPU's branch Predictor.
- Meltdown
 - Due the speculative behavior of the CPU's memory subsystem
 - Data leakage wo/ any assumption about the victim software



Meltdown

```
char secret = *(char *) 0xffffffff81a0123;  
printf("%c\n", secret);
```



Meltdown Attack Steps

Step 1:

```
char secret = *(char *) 0xffffffff81a0123;
```

Step 2:

```
char x = oracle[secret * 4096];
```

Step 3:



256 different CPU Cache Line


'P' = 0x50



Microarchitecture Data Sampling (MDS)

- Meltdown is fixed but we could steal leak data on the fixed CPU.

```
char secret = *(char *) 0xfffffffwhatever1a0123;
```





Microarchitecture Data Sampling (MDS)

- Meltdown is fixed but we could steal leak data on the fixed CPU.


```
char secret = *(char *) 0xfffffffwhatever1a0123;
```



- Threat Model: Local adversary
 - Exploiting other threads (simultaneous multithreading)
 - Exploiting previous process context



CPU Memory Subsystem - Leaky Buffers




Microarchitecture Data Sampling (MDS)

- Meltdown is fixed but we could steal leak data on the fixed CPU.


```
char secret = *(char *) 0xfffffffwhatever1a0123;
```



- Threat Model: Local adversary
 - Exploiting other threads (simultaneous multithreading)




- Exploiting previous process context



- Which part of the CPU leak the data?!
 - Store Buffer (Fallout)
 - Line Fill Buffer (ZombieLoad)

Challenges with MDS Testing?

- Reproducing attacks is not reliable.
- No public tool to find new variants or to verify hardware patches.
- Impossible to quantify the impact of leakage.



Transynther (Fuzzing-based Random MDS Testing)

Step 1:

```
char secret = *(char *) 0xffffffff81a0123;
```

Step 2:

```
char x = oracle[secret * 4096];
```

Step 3:



256 different CPU Cache Line


Transynther (Fuzzing-based Random MDS Testing)

Step 1:



Step 2:

```
char x = oracle[secret * 4096];
```




Step 3:



Transynther (Fuzzing-based Random MDS Testing)

Step 0:
Buffer
Grooming



Step 1:



Step 2:

```
char x = oracle[secret * 4096];
```



Step 3:




Transynther (Fuzzing-based Random MDS Testing)

Step 0:
Buffer
Grooming



Step 1:



Random
instructions

Step 2:

```
char x = oracle[secret * 4096];
```


'P' = 0x50

Step 3:




256 different CPU Cache Line

Transynther (Fuzzing-based MDS Testing)



Transynther (Fuzzing-based MDS Testing)



Transynther (Fuzzing-based MDS Testing)





Table 2: Leakage variants discovered by Transynther.

Case	Preparation	Store	Load	Name
①	(access \emptyset , random instructions)	-	$\leftarrow + \text{🔒} / \text{🕒} / \emptyset$	MLPDS
②	(access \emptyset , random instructions)	-	AVX $\leftarrow + \text{🔒} / \text{🕒} / \emptyset$	MLPDS
③	(access \emptyset , random instructions)	-	AVX + $\text{🔒} / \text{🕒} / \text{✖}$	Medusa
④	(access \emptyset , random instructions)	-	AVX $\rightarrow + \text{🔒} / \text{🕒} / \emptyset / \text{✖} / \checkmark$	Medusa
⑤	-	store (to load)	$\text{🔒} / \text{🕒} / \text{✖} / \checkmark$	S2L
⑥	(rep mov + store, store + fence + load)	store (to load)	$\text{🔒} / \text{🕒} / \text{✖} / \checkmark$	-
⑦	-	store (4K Aliasing) + $\text{🔒} / \text{🕒} / \emptyset / \text{✖} / \checkmark$	$\text{🔒} / \text{🕒}$	MSBDS
⑧	-	store (4K Aliasing, to load) + $\text{🔒} / \text{🕒} / \emptyset / \text{✖} / \checkmark$	AVX $\rightarrow + \text{🔒} / \text{🕒} / \emptyset / \text{✖} / \checkmark$	MSBDS, S2L
⑨	(Sibling on/off)	store (random address) + \emptyset	$\text{🔒} / \text{✖}$	MSBDS
⑩	(Sibling on/off + clflush (store address))	store (Cache Offset of Load) + \emptyset	$\text{🔒} / \text{✖}$	MSBDS
⑪	(Sibling on/off + repmov (to Load))	store (to Load)	AVX $\rightarrow + \text{🔒} / \text{🕒} / \emptyset / \text{✖} / \checkmark$	Medusa, MLPDS
⑫	-	Store (Unaligned to Load)	$\text{🔒} / \text{🕒} / \text{✖}$	Medusa
⑬	(random instructions)	AVX Store (to Load)	✖	Medusa, MLPDS, MSBDS
⑭	-	random fill stores	✖	MSBDS

✖ Non-canonical Address Fault \emptyset Non-present Page Fault 🔒 Supervisor Protection Fault \rightarrow AVX Alignment Fault

🕒 Access-bit Assist \leftarrow Split-Cache Access Assist \checkmark Access without fault or Assist

Medusa Attack



- Medusa only leaks the write combining data.
- Implicit WC, i.e., ‘rep mov’, ‘rep sto’, can be leaked.
 - Memory Copy Routines
 - File IO
- Served by a Write Combining Buffer (or just the Fill Buffer).
- Three variants
 - Based on different ways of massaging the microarchitecture

OpenSSL RSA Key Recovery

- OpenSSL Base64 Decoder uses inline Memcpy(-oS)
- Triggered during the RSA Key Decoding from the PEM format:

-----BEGIN RSA PRIVATE KEY-----

```
MIICXQIBAAKBgQDmTvQjjtGtnIqMwmmaLW+YjbYTsNR8PGKXr78iYwrMV5Ye4VGy
BwS6qLD4s/EzCzGIDwkWCVx+gVHvh2wGW15Ddof0gVAtAMkR6gRABy4TkK+6YFSK
AyjmHvKCfFHvc9loeFGDyjmwFFkfdwzppXnH1Wwt0OlnyCU1GbQ1w7AHuwIDAQAB
AoGBAMyDri7pQ29NBIfMmGQuFtw8c0R3EamlIdQbX7qUguFEoe2YHqjdrKho5oZj
nDu8o+Zzm5jzBSzdf7oZ4qaekv0fO+ZSz6CKYLbuzG2IXUB8nHJ7NuH3lacfivD
V4Cfg0yFnTK+MDG/xTVqywrCTsslkTCYC/XZOXU5Xt5z32FZAkEA/nLWQhMC4YPM
0LqMtgKzfgQdJ7vbr43WVVNpC/dN/ibUASI/3YwY0uUtqSjillghIY7pRohrPJ6W
ntSJw0UAhQJBAOe2b9cfiOTFKXxyU4j315VkulFfTyL6GwXi/7mvpcDCixDLNRyk
uRigmdKjtIUrAX0pwjgXa6niqJ691jExez8CQQCcMZZAvTbZhHSn9LwHxqS0SIY1
K+ZxX5ogirFDPS5NQzyE7adSsntSioh6/LQKBX6BAR9FwtxBPACtwz5F9geZAkA8
a3z0SlvG04aC1cjkgUPsx6wxbl79F2RhmSKRbh7JiYk3RQ+L7vJgmWPGu5AcLM
oVPsjmbbkKfJZNTyVOW/AkABepEi++ZQQW0FXJWZ3nM+2CNCXYCtTgi4bGkvnZPp
/1pAy9rjeVJYhb8acTRnt+dU+uZ74CTtfuzUTZLOluVe
```

-----END RSA PRIVATE KEY-----

OpenSSL RSA Key Recovery

- OpenSSL Base64 Decoder uses inline Memcpy(-oS)
- Triggered during the RSA Key Decoding from the PEM format:


-----BEGIN RSA PRIVATE KEY-----

```
MIICXQIBAAKBgQDmTvQjjtGtnIqMwmmaLW+YjbYTsNR8PGKXr78iYwrMV5Ye4VGy
BwS6qLD4s/EzCzGIDwkWCVx+gVHvh2wGW15Ddof0gVAtAMkR6gRABy4TkK+6YFSK
AyjmHvKCfFHvc9loeFGDyjmwFFkfdwzppXnH1Wwt0OlnyCU1GbQ1w7AHuwIDAQAB
AoGBAMyDri7pQ29NBIfMmGQuFtw8c0R3EamlIdQbX7qUguFEoe2YHqjdrKho5oZj
nDu8o+Zzm5jzBSzdf7oZ4qaekv0fO+ZSz6CKYLbuzG2IXUB8nHJ7NuH3lacfivD
V4Cfg0yFnTK+MDG/xTVqywrCTsslkTCYC/XZOXU5Xt5z32FZAkEA/nLWQhMC4YPM
0LqMtgKzfgQdJ7vbr43WVVNpC/dN/ibUASI/3YwY0uUtqSjillghIY7pRohrPJ6W
ntSJw0UAhQJBAOe2b9cfiOTFKXxyU4j315VkulFfTyL6GwXi/7mvpcDCixDLNRyk
uRigmdKjtIUrAX0pwjgXa6niqJ691jExez8CQQCcMZZAvTbZhHSn9LwHxqS0SIY1
K+ZxX5ogirFDPS5NQzyE7adSsntSioh6/LQKBX6BAR9FwtxBPACtwz5F9geZAkA8
a3z0SlvG04aC1cjkgUPsx6wxbl79F2RhmSKRbvh7JiYk3RQ+L7vJgmWPGu5AcLM
oVPsjmbbkKfJZNTyVOW/AkABepEi++ZQQW0FXJWZ3nM+2CNCXYCtTgi4bGkvnZPp
/1pAy9rjeVJYhb8acTRnt+dU+uZ74CTtfuzUTZLOluVe
```

-----END RSA PRIVATE KEY-----


OpenSSL RSA Key Recovery

- OpenSSL Base64 Decoder uses inline Memcpy(-oS)
- Triggered during the RSA Key Decoding from the PEM format:




OpenSSL RSA Key Recovery - Coppersmith

- Knowledge of at least $1/3$ of $P+Q$
- Create a n dimensional hidden number problem where n is relative to the number of recovered chunks
- Feed it to the lattice-based algorithm to find the short vector



OpenSSL RSA Key Recovery - Coppersmith Attack

- Knowledge of at least $\frac{1}{3}$ of P+Q.
 - Creating a n dimensional hidden number problem where n is relative to the number of recovered chunks.
 - Feeding it to the lattice-based algorithm to find the short vector.



Store Buffer Leakage on Ice Lake

- MSBDS (Fallout) on Ice Lake
 - November 2019: Intel sent us an Ice Lake Machine
 - March 2019: Tested Transyther on the Ice Lake CPU
 - Mar 27, 2020: Reported MSBDS Leakage on Ice Lake
 - May 5, 2020: Intel Completed triage
 - MDS mitigations are not deployed properly
 - Chicken bits were not enabled for all mitigations.
 - OEMs shipped with old/wrong microcode.
 - Embargoed till July
 - July 13, 2020: MDS advisory and list of affected CPUs were updated.

MC Version	MC Date	Vulnerable	Leakage (bytes/s)		
			clflush	lock inc	Unmodified
0x32 (stock)	2019-07-05	✓	577.87	754.99	1.58
0x36	2019-07-18	✓	148.24	529.84	0.62
0x46	2019-09-05	✓	130.15	695.80	0.11
0x48	2019-09-12	✓	271.69	620.07	0.59
0x50	2019-10-27	✓	96.54	542.10	0.25
0x56	2019-11-05	✓	145.46	751.40	0.08
0x5a	2019-11-19	✓	532.40	645.32	0.70
0x66	2020-01-09	✗	0	0	0
0x70	2020-02-17	✗	0	0	0
0x82	2020-04-22	✗	0	0	0
0x86	2020-05-05	✗	0	0	0

057	MDS_NO Bit in IA32_ARCH_CAPABILITIES MSR is Incorrectly Set
Problem	MDS_NO bit (bit 5) in IA32_ARCH_CAPABILITIES MSR (10Ah) is set, incorrectly indicating full activation of all MDS (microarchitectural data sampling) mitigations.
Implication	Due to this erratum, the IA32_ARCH_CAPABILITIES MDS_NO bit incorrectly reports the activation of all MDS mitigations actions.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

Table 6: List of MDS-affected processors by Family/Model

Family_Model	Step	Processor Families / Processor Number Series	MFBDS	MSBDS	MLPDS
06_7EH	5	10th Generation Intel® Core™ Processor Family based on Ice Lake (U, Y) microarchitecture	No	Yes	No



3. Hardware-based Trusted Computing


What are other threat models?

- We can **not** trust:
 - cloud providers.
 - software developers.
 - OEMs and computer manufacturers.
- Trusted Computing
 - Others can compute on the data without giving them the data.
- Example Applications:
 - Privacy-Preserving machine learning
 - Digital right management (DRM)
 - Anonymous blockchain transactions



Trusted Execution Environment (TEE) - Intel SGX

- Intel Software Guard eXtensions (SGX)




System-level Threat to Trusted Execution Environments (T2)




- Intel Software Guard eXtensions (SGX)
- **Enclave**: A hardware protected user-level software module
 - Mapped by the operating system
 - Loaded by the user program
 - Authenticated and encrypted by CPU
- It must protect secrets against system-level adversary

New Attacker Model:

Attacker gets full control over the OS




CacheZoom and CacheQuote



Intel SGX Attack Taxonomy

- Intel's Responsibility


- Microcode Patches / Hardware mitigation
- TCB Recovery
- Hyperthreading is out
 - Remote Attestation Warning



[1] Van Bulck et al. "Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution." USENIX Security 2018.
[2] Murdock et al. "Plundervolt: Software-based fault injection attacks against Intel SGX." IEEE S&P 2020.

Intel SGX Attack Taxonomy

- Intel's Responsibility
 - Microcode Patches / Hardware mitigation
 - TCB Recovery
 - Hyperthreading is out
 - Remote Attestation Warning
- μ arch Side Channel
 - Constant-time Coding
 - Flushing and Isolating buffers
 - Probabilistic




[1] Van Bulck et al. "Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution." USENIX Security 2018.
[2] Murdoch et al. "Plundervolt: Software-based fault injection attacks against Intel SGX." IEEE S&P 2020.
[3] Moghimi et al. "Cachezoom: How SGX amplifies the power of cache attacks." CHES 2017.
[4] Brassier et al. "Software grand exposure:{SGX} cache attacks are practical." USENIX WOOT 2017.
[5] Schwarz et al. "Malware guard extension: Using SGX to conceal cache attacks." DIMVA 2017.

[6] Evtyushkin, Dmitry, et al. "Branchscope: A new side-channel attack on directional branch predictor." ACM SIGPLAN 2018.
[7] Lee, Sangho, et al. "Inferring fine-grained control flow inside {SGX} enclaves with branch shadowing." USENIX Security 2017.
[8] Van Bulck et al. "Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic." ACM CCS 2018.

Intel SGX Attack Taxonomy

- Intel's Responsibility
 - Microcode Patches / Hardware mitigation
 - TCB Recovery
 - Hyperthreading is out
 - Remote Attestation Warning
- μ arch Side Channel
 - Constant-time Coding
 - Flushing and Isolating buffers
 - Probabilistic
- Deterministic Attacks
 - Page Fault, A/D Bit, etc. (4kB Granularity)



[1] Van Bulck et al. "Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution." USENIX Security 2018.

[2] Murdoch et al. "Plundervolt: Software-based fault injection attacks against Intel SGX." IEEE S&P 2020.

[3] Moghimi et al. "Cachezoom: How SGX amplifies the power of cache attacks." CHES 2017.

[4] Brassier et al. "Software grand exposure:{SGX} cache attacks are practical." USENIX WOOT 2017.

[5] Schwarz et al. "Malware guard extension: Using SGX to conceal cache attacks." DIMVA 2017.

[6] Evtyushkin, Dmitry, et al. "Branchscope: A new side-channel attack on directional branch predictor." ACM SIGPLAN 2018.

[7] Lee, Sangho, et al. "Inferring fine-grained control flow inside {SGX} enclaves with branch shadowing." USENIX Security 2017.

[8] Van Bulck et al. "Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic." ACM CCS 2018.

[9] Xu et al. "Controlled-channel attacks: Deterministic side channels for untrusted operating systems." IEEE S&P 2015.

[10] Wang, Wenhao, et al. "Leaky cauldron on the dark land: Understanding memory side-channel hazards in SGX." ACM CCS 2017.

Can deterministic attacks do better?


CopyCat Attack

- Malicious OS controls the interrupt handler




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions





CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions



CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions
- Filtering Zeros out: Clear the A bit before, Check the A bit after




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions
- Filtering Zeros out: Clear the A bit before, Check the A bit after
- Deterministic Instruction Counting


CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions
- Filtering Zeros out: Clear the A bit before, Check the A bit after
- Deterministic Instruction Counting
- Counting from start to end is not useful.
 - A Secondary oracle
 - Page table attack as a deterministic secondary oracle




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions
- Filtering Zeros out: Clear the A bit before, Check the A bit after
- Deterministic Instruction Counting
- Counting from start to end is not useful.
 - A Secondary oracle
 - Page table attack as a deterministic secondary oracle




CopyCat Attack

- Malicious OS controls the interrupt handler
- A threshold to execute 1 or 0 instructions
- Filtering Zeros out: Clear the A bit before, Check the A bit after
- Deterministic Instruction Counting
- Counting from start to end is not useful.
 - A Secondary oracle
 - Page table attack as a deterministic secondary oracle



CopyCat Attack

- Previous controlled-channel attacks leak page access patterns.
- CopyCat additionally leaks number of executed instructions per each page.




CopyCat - Leaking Branches

```
if(c == 0) {  
    r = add(r, d);  
}  
else {  
    r = add(r, s);  
}
```

Compile

```
test %eax, %eax  
je label  
mov %edx, %esi  
label:  
call add  
mov %eax, -0xc(%rbp)
```

C Code




Binary Extended Euclidean Algorithm (BEEA)

- Previous attacks only leak some of the branches w/ some noise.

```
1: procedure MODINV( $u$ , modulus  $v$ )
2:    $b_i \leftarrow 0$   $d_i \leftarrow 1$ ,  $u_i \leftarrow u$ ,  $v_i = v$ ,
3:   while isEven( $u_i$ ) do
4:      $u_i \leftarrow u_i/2$ 
5:     if isOdd( $b_i$ ) then
6:        $b_i \leftarrow b_i - u$ 
7:      $b_i \leftarrow b_i/2$ 
8:     while isEven( $v_i$ ) do
9:        $v_i \leftarrow v_i/2$ 
10:      if isOdd( $d_i$ ) then
11:         $d_i \leftarrow d_i - u$ 
12:       $d_i \leftarrow d_i/2$ 
13:      if  $u_i > v_i$  then
14:         $u_i \leftarrow u_i - v_i$ ,  $b_i \leftarrow b_i - d_i$ 
15:      else
16:         $v_i \leftarrow v_i - u_i$ ,  $d_i \leftarrow d_i - b_i$ 
17:   return  $d_i$ 
```

Binary Extended Euclidean Algorithm (BEEA)

- Previous attacks only leak some of the branches w/ some noise.
- CopyCat synchronously leaks all the branches wo/ any noise.




```
1: procedure MODINV( $u$ , modulus  $v$ )
2:    $b_i \leftarrow 0$   $d_i \leftarrow 1$ ,  $u_i \leftarrow u$ ,  $v_i = v$ ,
3:   while isEven( $u_i$ ) do
4:      $u_i \leftarrow u_i/2$ 
5:     if isOdd( $b_i$ ) then
6:        $b_i \leftarrow b_i - u$ 
7:      $b_i \leftarrow b_i/2$ 
8:   while isEven( $v_i$ ) do
9:      $v_i \leftarrow v_i/2$ 
10:    if isOdd( $d_i$ ) then
11:       $d_i \leftarrow d_i - u$ 
12:     $d_i \leftarrow d_i/2$ 
13:    if  $u_i > v_i$  then
14:       $u_i \leftarrow u_i - v_i$ ,  $b_i \leftarrow b_i - d_i$ 
15:    else
16:       $v_i \leftarrow v_i - u_i$ ,  $d_i \leftarrow d_i - b_i$ 
17:  return  $d_i$ 
```

CopyCat on WolfSSL - Cryptanalysis

- Single-trace attack during RSA key generation: $q_{inv} = q^{-1} \bmod p$
 - We know that $p \cdot q = N$, and N is public


CopyCat on WolfSSL - Cryptanalysis

- Single-trace attack during RSA key generation: $q_{inv} = q^{-1} \bmod p$
 - We know that $p \cdot q = N$, and N is public
 - Branch and prune algorithm with the help of the recovered trace




CopyCat on WolfSSL - Cryptanalysis

- Single-trace Attack during RSA Key Generation: $q_{inv} = q^{-1} \bmod p$
 - We know that $p \cdot q = N$, and N is public
 - Branch and prune algorithm with the help of the recovered trace




CopyCat on WolfSSL - Cryptanalysis

- Single-trace Attack during RSA Key Generation: $q_{inv} = q^{-1} \bmod p$
 - We know that $p \cdot q = N$, and N is public
 - Branch and prune algorithm with the help of the recovered trace




CopyCat on WolfSSL - Cryptanalysis

- Single-trace Attack during RSA Key Generation: $q_{inv} = q^{-1} \bmod p$
 - We know that $p \cdot q = N$, and N is public
 - Branch and prune algorithm with the help of the recovered trace




CopyCat on WolfSSL - Cryptanalysis

- Single-trace Attack during RSA Key Generation: $q_{inv} = q^{-1} \bmod p$
 - We know that $p \cdot q = N$, and N is public
 - Branch and prune algorithm with the help of the recovered trace



Benefits of CopyCat compared to Previous Attacks


- Instruction level granularity
 - Imbalance number of instructions
 - Leak the outcome of branches
- Fully deterministic and reliable
 - Millions of instructions tested
- Easy to scale and replicate
 - No reverse engineering of branches and microarchitectural components
 - Tracking all the branches synchronously




5. Physically Isolated Security Elements



Beyond TEEs - Physical Isolation




Beyond TEEs - Physical Isolation




Trusted Platform Module (TPM)

- Security chip for computers?
- Tamper and Side-Channel Resistant
- Cryptographic Co-processor
- Standardized by TCG, it supports
 - hash functions
 - encryption
 - **digital signatures**
 - ...




Physical Threats to TPM

- Our work focuses on Timing Attack




High-resolution Timing Test

- TPM frequency $\sim= 32\text{-}120 \text{ MHz}$
- CPU Frequency is more than 2 GHz




100x faster!!





High-resolution Timing Test - Intel PTT (fTPM)

- Intel Platform Trust Technology (PTT)
 - Integrated firmware-TPM inside the CPU package



High-resolution Timing Test - Intel PTT (fTPM)

- Intel Platform Trust Technology (PTT)
 - Integrated firmware-TPM inside the CPU package
- Kernel Driver to increase the Resolution



High-resolution Timing Test - ECDSA Nonce Leakage

- Intel fTPM: 4-bit WindowNonce Length Leakage
 - ECDSA
 - ECSChnorr
 - BN-256 (ECDAE)

ECDSA Sign:
 $(x_1, y_1) = k_i \times G$
 $r_i = x_1 \bmod n$
 $s_i = k_i^{-1}(z + r_i d) \bmod n$

Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

0000000001111111...111


0000000000011111...111



High-resolution Timing Test - ECDSA Nonce Leakage

- Intel fTPM: 4-bit WindowNonce Length Leakage
 - ECDSA
 - ECSchnorr
 - BN-256 (ECDAE)


ECDSA Sign:
 $(x_1, y_1) = k_i \times G$
 $r_i = x_1 \bmod n$
 $s_i = k_i^{-1}(z + r_i d) \bmod n$



High-resolution Timing Test - ECDSA Nonce Leakage

- Intel fTPM: 4-bit WindowNonce Length Leakage
 - ECDSA
 - ECSchnorr
 - BN-256 (ECDAE)


ECDSA Sign:
 $(x_1, y_1) = k_i \times G$
 $r_i = x_1 \bmod n$
 $s_i = k_i^{-1}(z + r_i d) \bmod n$



High-resolution Timing Test - ECDSA Nonce Leakage


- Intel fTPM: 4-bit WindowNonce Length Leakage
 - ECDSA
 - ECSchnorr
 - BN-256 (ECDAE)

ECDSA Sign:
 $(x_1, y_1) = k_i \times G$
 $r_i = x_1 \bmod n$
 $s_i = k_i^{-1}(z + r_i d) \bmod n$



High-resolution Timing Test - ECDSA Nonce Leakage


- Intel fTPM: 4-bit WindowNonce Length Leakage
 - ECDSA
 - ECSchnorr
 - BN-256 (ECDAE)



ECDSA Sign:
 $(x_1, y_1) = k_i \times G$
 $r_i = x_1 \bmod n$
 $s_i = k_i^{-1}(z + r_i d) \bmod n$

High-resolution Timing Test - ECDSA Nonce Leakage

- Intel fTPM: 4-bit WindowNonce Length Leakage
 - ECDSA
 - ECSchnorr
 - BN-256 (ECDAE)



High-resolution Timing Test - Analysis Of Devices

- RSA and ECDSA timing test on 3 dedicated TPM and Intel fTPM
- Various non-constant behaviour for both RSA and ECDSA

Machine	CPU	Vendor	TPM	Firmware/Bios
NUC 8i7HNK	Core i7-8705G	Intel	PTT (fTPM)	NUC BIOS 0053
NUC 7i3BNK	Core i3-7100U	Intel	PTT (fTPM)	NUC BIOS 0076
Asus GL502VM	Core i7-6700HQ	Intel	PTT (fTPM)	Latest OEM
Asus K501UW	Core i7 6500U	Intel	PTT (fTPM)	Latest OEM
Dell XPS 8920	Core i7-7700	Intel	PTT (fTPM)	Dell BIOS 1.0.4
Dell Precision 5510	Core i5-6440HQ	Nuvoton	r1s NPCT	NTC 1.3.2.8
Lenovo T580	Core i7-8650U	STMicro	ST33TPHF2ESPI	STMicro 73.04
NUC 7i7DNKE	Core i7-8650U	Infineon	SLB 9670	NUC BIOS 0062

TPM-Fail - Recovering Private ECDSA Key

- TPM is programmed with an unknown key.
 - We already have a template for t_i .
-
- Attack Steps:
 1. Collect list of signatures (r_i, s_i) and timing samples t_i .
 2. Filter signatures based on t_i and keeps (r_i, s_i) with a known bias.
 3. Lattice-based attack to recover private key d , from signatures with biased nonce k_i .

Lattice and Hidden Number Problem

- $s = k^{-1}(z + dr) \text{ mod } n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \text{ mod } n$

Lattice and Hidden Number Problem

- $s = k^{-1}(z + dr) \text{ mod } n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \text{ mod } n$
- $A_i = -s_i^{-1}r_i, B_i = -s_i^{-1}z \rightarrow k_i + A_i d + B_i = 0$

Lattice and Hidden Number Problem


- $s = k_i^{-1}(z + dr) \text{ mod } n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \text{ mod } n$
- $A_i = -s_i^{-1}r_i, B_i = -s_i^{-1}z \rightarrow k_i + A_i d + B_i = 0$
- Let X be the upper bound on k_i and $(d, k_0, k_1 \dots, k_n)$ is unknown

Boneh and Venkatesan[1]

[1] Boneh D, Venkatesan R. Hardness of computing the most significant bits of secret keys in Diffie-Hellman and related schemes. In Annual International Cryptology Conference 1996 Aug 18 (pp. 129-142). Springer, Berlin, Heidelberg.

Lattice and Hidden Number Problem


- $s = k_i^{-1}(z + dr) \text{ mod } n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \text{ mod } n$
- $A_i = -s_i^{-1}r_i, B_i = -s_i^{-1}z \rightarrow k_i + A_i d + B_i = 0$
- Let X be the upper bound on k_i and $(d, k_0, k_1 \dots, k_n)$ is unknown
- Lattice Construction:




TPM-Fail - Key Recovery Results

- Intel fTPM
 - ECDSA, ECSchnorr and BN-256 (ECDA)
 - Three different threat model System, User, Network
- STMicroelectronics TPM
 - CC EAL4+ Certified

Threat Model	TPM	Scheme	#Sign.	Time
Local System	ST TPM	ECDSA	39,980	80 mins
Local System	fTPM	ECDSA	1,248	4 mins
Local System	fTPM	ECSchnorr	1,040	3 mins
Local User	fTPM	ECDSA	15,042	18 mins




TPM-Fail Case Study: StrongSwan VPN



TPM-Fail Case Study: StrongSwan VPN

- Stealing private keys remotely after 44,000 handshake ≈ 5 hours

Timing difference for each window	1.11 ms
ping 192.168.1.x	average rtt 0.713 ms
ping 1.1.1.1 (Cloudflare DNS)	average rtt 19.312 ms



5. Conclusion

Conclusion

- Improved understanding of the side-channel attack surface:
 - Software-based side-channel attacks are practical.
 - Future CPUs and cryptographic software are more secure.

Conclusion

- Improved understanding of the side-channel attack surface:
 - Software-based side-channel attacks are practical.
 - Future CPUs and cryptographic software are more secure.
- Proper threat modeling is crucial
 - These attacks apply across many different threat models.
 - Vulnerabilities occur because of porting a previous design to a different threat model, e.g. Intel SGX, Cryptographic Implementations

Conclusion

- Automated testing for CPU attacks (Transynther)
 - helps us to understand the root cause and impact of these issues better.
 - can be used to verify hardware mitigations.

Conclusion

- Automated testing for CPU attacks (Transynther)
 - helps us to understand the root cause and impact of these issues better.
 - can be used to verify hardware mitigations.
- Automated testing of software (MicroWalk)
 - helps us to identify vulnerable code at scale
 - reduces analysis effort for software security

Conclusion

- Automated testing for CPU attacks (Transynther)
 - helps us to understand the root cause and impact of these issues better.
 - can be used to verify hardware mitigations.
- Automated testing of software (MicroWalk)
 - helps us to identify vulnerable code at scale
 - reduces analysis effort for software security
- Hardware and software security are not separate problems.
 - covers cryptography, computer architecture and systems security.

Summary of Contributed Publications


- 1) D Moghimi, B Sunar, T Eisenbarth, N Heninger. "TPM-Fail: TPM meets Timing and Lattice Attacks" [USENIX Security 2020](#).
- 2) D Moghimi, M Lipp, B Sunar, M Schwarz. "Medusa: Microarchitectural Data Leakage via Automated Attack Synthesis" [USENIX Security 2020](#).
- 3) D Moghimi, J Van Bulck, N Heninger, F Piessens, B Sunar. "CopyCat: Controlled Instruction-Level Attacks on Enclaves" [USENIX Security 2020](#).
- 4) Z Weissman, T Tiemann, D Moghimi, E Custodio, T Eisenbarth, B Sunar. "JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms" [TCCHES 2020](#).
- 5) J Van Bulck, D Moghimi, M Schwarz, M Lipp, M Minkin, D Genkin, Y Yarom, B Sunar, D Gruss, F Piessens. "LVI: Hijacking Transient Execution through Microarchitectural Load Value Injection" [IEEE S&P 2020](#).
- 6) C Canella, D Genkin, L Giner, D Gruss, M Lipp, M Minkin, D Moghimi, F Piessens, M Schwarz, B Sunar, J Van Bulck. "Fallout: Leaking Data on Meltdown-resistant CPUs" [CCS 2019](#).
- 7) M Schwarz, M Lipp, D Moghimi, J Van Bulck, J Stecklina, T Prescher, D Gruss. "ZombieLoad: Cross-Privilege-Boundary Data Sampling" [CCS 2019](#).
- 8) S Islam, A Moghimi, I Bruhns, M Krebbel, B Gulmezoglu, T Eisenbarth, B Sunar. "SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks" [USENIX Security 2019](#).
- 9) A Moghimi, J Wichelmann, T Eisenbarth, B Sunar. "MemJam: A False Dependency Attack against Constant-Time Crypto Implementations" (Extended Version) [IJPP 2019](#).
- 10) J Wichelmann, A Moghimi, T Eisenbarth, B Sunar. "MicroWalk: A Framework for Finding Side Channels in Binaries" [ACSAC 2018](#).
- 11) F Dall, G De Micheli, T Eisenbarth, D Genkin, N Heninger, A Moghimi, Y Yarom. "CacheQuote: Efficiently Recovering Long-term Secrets of SGX EPID via Cache Attacks" [TCCHES 2018](#).
- 12) A Moghimi, T Eisenbarth, B Sunar. "MemJam: A False Dependency Attack against Constant-Time Crypto Implementations in SGX" [CT-RSA 2018](#).
- 13) A Moghimi, G Irazoqui, T Eisenbarth. "CacheZoom: How SGX Amplifies The Power of Cache Attacks" [CHES 2017](#).

Coordinated Disclosure




Cryptographic Libraries

Intel IPP (CVE-2018-12155, CVE-2018-3691)
WolfSSL (CVE-2019-1996{0-3})
OpenSSL and Libgcrypt (No CVE available).



Trusted Platform Modules

Intel fTPM (CVE-2019-11090)
STMicroelectronics (CVE-2019-16863)



Intel CPUs


Fallout (CVE-2018-12126)
SPOILER (CVE-2019-0162)
MemJam (No CVE)

Acknowledgements

- Collaborators



- Sponsors



THANKS

■ Questions?

Home > Blog

TPM-Fail Attacks Against Cryptographic Coprocessors

Really interesting research: [TPM-FAIL: TPM meets Timing and Lattice Attacks](#), by Daniel Moghimi, Berk Sunar, Thomas Eisenbarth, and Nadia Heninger.

Abstract: Trusted Platform Module (TPM) serves as a hardware-based root of trust that protects cryptographic keys from privileged system and physical adversaries. In this work, we perform a black-box timing analysis of TPM 2.0 devices deployed on commodity computers. Our analysis reveals that some of these devices feature secret-dependent execution times during signature generation based on elliptic curves. In particular, we discovered timing leakage on an Intel firmware-based TPM as well as a hardware TPM. We show how this information allows an attacker to apply lattice

Search
Powered by DuckDuckGo

Blog Essays Whole site

Go

Subscribe

About Bruce Schneier



I am a public-interest technologist, working at the intersection of

The Register®



{* SECURITY *}

Don't trust the Trusted Platform Module – it may leak your VPN server's private key (depending on your configuration)

You know what they say: Timing is... everything

Tue 12 Nov 2019 // 19:43 UTC

19 GOT TIPS?

Thomas Claburn in San Francisco

BIO EMAIL TWITTER

SHARE

Trusted Platform Modules, specialized processors or firmware that protect the cryptographic keys used to secure operating systems, are not entirely trustworthy.

DARKReading | SIG NE

Authors Slideshows Video Tech Library University

THE EDGE ANALYTICS ATTACKS / BREACHES APP SEC CLOUD END

RISK THREAT INTELLIGENCE VULNS / THREATS

APPLICATION SECURITY

11/19/2019
03:00 PM



Ari Singer
Commentary



Connect Directly



1 COMMENT
COMMENT NOW



50%

50%



Like



Tweet



Share



F



r

TPM-Fail: What It Means & What to Do About It

Trusted Platform Modules are well-suited to a wide range of applications, but for the strongest security, architect them into "defense-in-depth" designs.

Forbes

50,350 views | Mar 5, 2019, 05:14pm EST

New Intel CPU Vulnerability Bodes Well For AMD



Ken Kam Former Contributor
Investing

TWEET THIS

Intel processors are vulnerable to an attack, nicknamed Spoiler, to which AMD processors are immune

threatpost Cloud Security / Malware / Vulnerabilities / InfoSec Insiders / Podcasts

← Billions of Malicious Bot Attacks Take to Cipher-Stunting to Hide

Google Titan Se

Intel ZombieLoad Side-Channel Attack: 10 Takeaways

