### POLITECNICO DI TORINO

Master's Degree in Computer Engineering



Master's Degree Thesis

### A FPGA-based tensor accelerator for Machine Learning

Supervisors

Prof. Paolo BERNARDI

Prof. Pedro P. M. TRANCOSO

Candidate

Francesco ANGIONE

A.Y. 2019/2020

#### Abstract

Part of a Neural Network inference execution mainly consists in multiplications and additions, basic operation of tensor convolutions, and across several execution data, especially weight tensors, are reused. Clearly, those operations are executed on a CPU but, as it is well known, they are independent of each other and therefore they can be executed in parallel by the means of parallel architectures, such as GPU or domain specific hardware platform. In the following pages, the state-of-the-art for accelerating Neural Network inference is explored starting from the newest proposed GPGPU architecture by NVIDIA to the domain specific accelerator from Google, NVIDIA, and Habana.

With the state-of-the-art awareness, a hardware accelerator capable of execution tensor convolution, compute and memory intensive operation of a Neural Network, is designed from scratch. It is also designed for accommodating different data type computation request from Neural Network models, ranging from integer8/16/32/64 to floating-point 32 and brain floating-point 16. Starting from the hardware system development, through the software development of a library capable to use the underlying hardware, it ends with integration into a popular Machine Learning framework, Tensorflow.

The work is carried out on a configurable hardware, FPGA, which allows to explore different design points, in terms of latency and number of processing elements, for different Neural Network models and data type. Moreover, the impact of integrating the accelerator into the Neural Network model is measured and compared with different platforms. Energy consumption is also estimated in the case of deployment on mobile devices.

Keywords: Computer, science, computer science, engineering, hardware, accelerator, machine learning.

asas

# Acknowledgements

#### Acknowledgements

It is always hard to write this part of a work. I would say it is the hardest part, more than the technical one.

However, let me try to address it anyway. I am apologizing in advance if i will forget something.

This work is the sum of five years of experiences, from a technical and non-technical point of view, and it has been developed during a terrible event, a pandemic, which has literally stopped the entire world and caused death, issues and debates. However, as the human race has always been, we are resilient to everything, and we tried as much as we could to not let the world stop, especially thanks to technology, Internet and all the related services. We are just human, but we can do whatever we can image, especially in Computer Science.

First, I would like to thank my family for all their support and presence, even when i was going counter current in my life. I would like to thank to both my supervisors Prof. Paolo Bernardi and Prof. Pedro Petersen Moura Trancoso for believing in me without any guarantees on the final work, and their support through this journey.

To the day in which I learned how to read, an important pillar of my life. To the people who have contributed, in badness and goodness, to make me the person who i am today.

To my past and future failures, where I have built and I will build myself. To my feelings, which remember us how much we are fragile but at the same time they remind us that we are human being, and we gather our strength from them. Sapere aude.



# Table of Contents

$\mathbf{Li}$	st of	Tables	IX
Li	st of	Figures	X
1	Intr	roduction	1
2	Bac	ekground	3
	2.1	Overview	3
	2.2	Machine Learning	4
		2.2.1 Brain Inspired	5
	2.3	Machine Learning Quantization	9
	2.4	Applications	10
3	Sta	te-of-the-Art	12
	3.1	Overview	12
	3.2	GPU	12
		3.2.1 Nvidia Ampere A100 Tensor Core GPU	13
	3.3	Domain Specific Hardware Platform	19
		3.3.1 NVDLA	19
		3.3.2 Google TPU	23
		3.3.3 Habana Goya HL-1000	25
4	Sys	tem Development	28
	4.1	Overview	28
	4.2	Software	34
	4.3	System Level	36
	4.4	DTPU, the hardware accelerator	38
		4.4.1 Real Implementation	38
		4.4.2 High Level State Machine of Control Unit	42
		4.4.3 Datapath	43
$\overline{Fr}$	ances	co Angione Politecnico di Torino	vii

5	Conclusion	52
	5.1 Discussion	52
	5.2 Future Works	53
$\mathbf{A}$	Accelerator library	I
В	Top level entity of DTPU core	LV

# List of Tables

# List of Figures

2.1	Classification of AI with emphasis on Machine Learning and its	
	subclassification	4
2.2	A parallelism between a human-brain neuron and a neuron in a	
	Brain Inspired Network	6
2.3	Example of a Neural Network	7
2.4	Approximation of floating-point values to integer values	9
3.1	Streaming Multiprocessor Architecture [paper:41]	14
3.2	Matrix Multiplication in Tensor Core [paper:41]	14
3.3	Mixed Precision Schema of a FMA unit in Tensor Core Unit [paper:41]	15
3.4	Sparsity Optmization of a weight tensor [paper:41]	16
3.5	Matrix Multiply Accumulate [paper:41]	17
3.6	Software stack [paper:41]	18
3.7	Comparsion of two possible NVDLA system [WEBSITE:8]	19
3.8	Internal architecture of NVDLA small system, Secondary DBB not	
	considered [WEBSITE:8]	20
3.9	NVDLA Software stack[WEBSITE:7]	22
	Google TPU architecture[paper:40]	23
	Google TPU Software Stack [WEBSITE:9]	25
3.12	High level view of Goya architecture [paper:38]	26
3.13	Habana Goya Software Stack [paper:38]	26
4.1	Average execution time divided by type of operations	29
4.2	Development workflow	32
4.3	Execution Graph	34
4.4	Flow Chart with accelerator	35
4.5	Zynq 7000 SoC [paper:42]	36
4.8	Real RTL view of DTPU accelerator	38
4.6	System view hosted in the PL <sup>1</sup>	39
4.7	Logical view of DTPU accelerator	40
4.9	RTL view of DTPU core	41

4.10	A high level view of Control Unit	42
4.11	A detailed view of the DTPU core datapath. Enable and resets	
	signals for clocked units has been omitted for improving readability.	44
4.12	Data Distribution of Filter&Select unit for a MXU size of 8x8	46
4.13	MXU interal structure and weights distribution	48
4.14	SMAC and SMUL details	50
4.15	DSP Slice Functionality [paper:48]	51

### Chapter 1

### Introduction

Machine learning is one of the hot technologies today as it is being used to solve complex problems that would otherwise be very hard or costly to solve with traditional methods. Speech and image recognition as well as many other complex decision-making problems such as self-driving vehicles are successfully solved with machine learning and deep-learning. In the last years, the number of published papers regarding Machine Learning have growth exponentially, and the success of machine learning has been driven by the current available hardware which could provide the required demands in terms of storage and compute capacity. But obviously as problems scale so do the demands and thus companies has started to develop, deploy and sell their own hardware platform, such as Tensor Processing Unit [paper:40] from Google, NVDLA[WEBSITE:6] from Nvidia and Gaudi [paper:39] and Goya [paper:38], respectively for training and interference, from Habana (acquired by Intel).

The use of commodity hardware is not the most effective and efficient way to execute Machine Learning, so research is looking at flexible hardware solutions [paper:1] [paper:2] that can satisfy the required demands for different Machine-Learning models but at lower cost and energy consumption in order to be deployed also on mobile devices. Moreover, during the inference process, a model does not need high precision computations [paper:8] [paper:15] for achieving high accuracy into its outputs. As it is very well-known, hardware accelerators are capable, if designed correctly, of delivering a lot of improvements in terms of the latency but also in terms of energy efficiency [paper:29]. Thus, in order to obtain the best solution in every metric a hardware-software co-design is needed, requiring to the hardware designer a basic knowledge of machine learning algorithms.

Machine Learning includes two processes, the training and the inference. The

training process is done off the field, on powerful machines, exploiting different algorithms for optimizing the models in terms of memory footprint, data type and feedback mechanisms for fine-tuning the weight values. On the other hand, the inference process is the execution of the trained model, applying the inputs and expecting the correct outputs. It is done on the field, for example a mobile device, which is area and energy constrained. The inference process is massive composed of multiplication and addition and on a normal CPU-based system they are executed sequentially, increasing the latency of the model and the energy consumption due to data movement.

Thus, the goal is to develop a hardware accelerator from scratch, which implements a tensor-based convolution. Exploiting a non Von Neumann architecture and data locality and reuse for weights reduces the CPU workload and boost the models performance. The use of different arithmetic data type can drastically reduce the computations without reducing the final accuracy of the Neural Network [paper:8] [paper:7]. From a hardware perspective, the use of different arithmetic precision [paper:14], such as the use of integer operations instead of floating-point operations, can lead to benefits in terms of area, energy consumption and latency.

In order to have the possibility of exploring different solutions, in terms of size and latency, of the accelerator the work is deployed on FPGA and it is integrated into a common Ml-Framework, Tensorflow. Accuracy of operations, reliability, performance and energy efficiency are evaluated and compared to the implementation of the same models executed on a GPU.

### Chapter 2

# **Background**

Can a machine think?

— Alan Turing, Computing Machinery and Intelligence

#### 2.1 Overview

In the past decade many companies have started to advertise the use of AI, even if they are using a subfield of the AI, in their products and software applications. Nevertheless, the recent growth, the AI is not youth.

It takes one of its roots from a theoretical paper of *Alan Turing* published by journal *Mind* in the 1950 [paper:36].

The general definition of Artificial Intelligence (AI): intelligence demonstrated by machines, any device that perceives its environment and takes actions that maximize its chance of successfully achieving its goals [book:1].

In general, "artificial intelligence" is used when machines mimics the cognitive functions of the human mind, i.e. learning and problem solving.

According to the definition, AI is too vast to be studied and simulated [book:1]. Therefore, it has been divided into subfields, characterized by different traits, such as knowledge representation, planning, learning, natural language processing, perception, motion and manipulation, social intelligence and general intelligence.

Artificial Intelligence can be seen as a general purpose technology. It does not exist a general task on which it excels neither how to characterize them.




Figure 2.1: Classification of AI with emphasis on Machine Learning and its subclassification

#### 2.2 Machine Learning

A particular interesting subcategory of AI in Computer Science is the machine learning. It is the study of algorithms used to perform a specific task without explicit programming the machine, relying on patterns and inference, in order to make decisions. This approach is used where it is tricky, or unfeasible, to develop a conventional algorithm for solving the task.

A peculiarity of machine learning model is that it is composed of two processes, training and inference.

The inference process is the process in which a conclusion is given at the end of the evaluation process, i.e. the input stimulus are applied to the model and the output is observed.

The training process has to be done before the model is put on the field, before the inference process, otherwise the latter can give wrong results. As the name suggests, in this process the model learns how to behave, adjusting the weight accordingly to the applied inputs and expected outputs. Besides this type of training and according to [book:1], other exists, characterized by approach, type of data and tasks:

- Supervised Learning, it builds a mathematical model of a set of data that contains both the inputs and the desired outputs.
- Unsupervised Learning, it takes a set of data that contains only inputs and


find structure in the data.

- Semi-supervised Learning, it falls between unsupervised learning and supervised learning.
- Reinforcement Learning, it concerns how software agents should take actions in order to maximize some notion.
- Self Learning, It is a learning with no external rewards and no external teacher advices.
- Feature Learning, also called representation learning algorithms, often attempts to transform data and preserve at the same time. It is used as a preprocessing step before any classification or predictions.
- Sparse Dictionary Learning, it is a feature learning method where a training example is represented as a linear combination of basis functions, and is assumed to be a sparse matrix.
- Anomaly Detection, also known as outlier detection, identifies rare items, events or observations which are significantly different from the majority of data.
- Association Rules, it is a rule-based method for discovering relationships between variables in large databases.

Machine learning space is also divided into other type of models such as decision tree, support vector machines, regression analysis, Bayesian networks and genetic algorithms. As it can be seen in Figure 2.1 Brain Inspired machine learning is also divided in subcategories.

#### 2.2.1 Brain Inspired

It is based on algorithms which take its basic functionalities from our understanding of how the brain operates, trying to mimic the functionalities.



**Figure 2.2:** A parallelism between a human-brain neuron and a neuron in a Brain Inspired Network<sup>1</sup>

In the human brain, the basic computational unit is the neuron.

Neurons receive input signal from dendrites and produce output signal along the axon which interacts with other neurons via synaptic weights.

The synaptic weights are obtained after a learning process, which can strengthen them or not.

#### **Neural Networks**

Neural Networks (or Artificial Neural Networks) are graphs in which every node is interconnected to others using edges, which have a weight properly tuned during the training process.

As mentioned before, each and every node of the neural networks is called artificial neurons (a loosely model of its biological counterpart) and the connections (synapses in biological brain) can transmit information from a neuron to another. In Figure 2.2 the neurons receive signals, which is processed internally, and then they propagate it to the other connected neurons.

The information exchanged between a neuron and another is a real number, a result of a non-linear function of the sum of all its input.

In the Figure 2.3 an implementation of a Neural Network can be appreciated.

<sup>&</sup>lt;sup>1</sup>Figures under CC license




Figure 2.3: Example of a Neural Network

As it can be seen in Figure 2.3, it is always divided in layers in which only the output and input layers are visible from the external world, as consequence the internal layers are called hidden layers. When an input vector is applied, it will propagate from the left side of the network to its right side through the layers and the neurons which compose each layer. It is worth to mention that layers may perform different kind of computation on their inputs. Moreover, the deep neural networks are named after the huge amount of hidden layers.

In the early stages of ANNs the goal was to solve problems as the human brain would do. However, over time, the aim moved to perform specific tasks, leading to a different architecture of the biological brain and brain-inspired networks (Spiking Neural Networks).

Depending on how the edges are connected and the topology, a Neural Network can be classified in several sub-types:

- Feed forward, the data move only from input layer to output layer without cycles in the graph.
- Regulatory feedback, it provides feedback connections back to the same inputs that active them, reducing requirements during learning. It also allows learning and updating much easier.
- Recurrent neural network, it propagates data backward and forward, from later processing stages to earlier stages.
- Modular, several small networks cooperate or compete to solve problems.
- Physical, it is based on electrically adjustable resistance material to simulate artificial synapses.

#### Spiking Neural Networks

Spiking neural networks (SNNs) are artificial neural networks that more closely mimic natural neural networks [article:1].

In addition to neuronal and synaptic state, in their operational model, SNNs adds the concept of time. The idea is that neurons in the SNN do not activate at each propagation cycle but rather activate only when specific value is reached.

The current activation level is modeled as a differential equation and it is normally considered as neuron's state.

In principle, SNNs can be applied to the same application of Artificial Neural Networks. Moreover, SNNs can model brain of biological organisms without prior knowledge of the environment. Thus, SNNs have been useful in neuroscience for evaluating the reliability of the hypothesis on biological neural circuits but not in engineering.

SSNs are still lagging ANNs in terms of accuracy, but the gap is decreasing and has vanished on some task[article:2]. However, computer architectures based on SNN have a huge energy footprint compare to other types of architecture [paper:44].

#### 2.3 Machine Learning Quantization

The reduction of computation demand, the increase of power efficiency and the memory footprint of machine learning algorithms can be achieved through the quantization.

Quantization is basically a set of techniques which convert, and map, input values from a large set to output values in a smaller set.

The idea of Quantization is not recent, it has been introduced since the birth of digital electronics. Imagine taking a picture with the phone's camera, the real world is analog and the camera is capturing the analog world and converting it into a digital format. Nevertheless, the high quality of nowadays pictures, quantization is not lossless.

A trivial quantization example for Neural Network model is given in the below figure, where a set of potentially infinite value(floating-point) are mapped to finite values (integer).




Figure 2.4: Approximation of floating-point values to integer values

It has been proved that even if the model has been quantized, for example from fp32 to integer32, its accuracy is still good and the accuracy drop between the two data representation is negligible [paper:8].

Several quantization techniques can be applied, together or separated, to already trained ML models (post-training quantization):

- Linear quantization: data are directly scaled by taking their maximum value and normalizing them to falling in the desired range.
- Outlier channel splitting [paper:46]: linear quantization is sensitive by large inputs. The idea of OCS is to reduce the value of outliers (for both weights and activations) duplicating the node with halving the output or the weight. This transformation leaves the node functionality equivalent while at the same

time it narrows the weight/activation distribution allowing a better linear quantization.

• Analytical Clipping for Integer Quantization [paper:47]: it represents the state-of-the-art for the post-training quantization techniques. It basically consists into apply a clipping function in a given range in order to reduce the quantization noise.

On the other hand, a quantization-aware training can also be done [paper:45]. Quantization has lead to a relief of hardware computation, as it is very well-known floating-point operation are much more expensive than integer operation from a lot of perspectives, and as consequence a reduction into the power consumption of the algorithm. It is also important to mention that the data traffic between the memory and the hardware is reduced due to the compaction of data.

Nowadays, edge devices take advantage of lower precision and quantized operations, including GPUs. Thus, quantization of machine learning algorithms is a defacto standard for edge inference.

#### 2.4 Applications

In principle the AI can be applied to any intellectual tasks [book:1]. Focusing on machine learning applications, they can spread through a variety of different domains:

- Healthcare, mainly used for classification purposes.
- Automotive, used in self-driving cars.
- Finance and economics, to detect charges or claims outside the norm, flagging these for human investigation. In banks system for organizing operations, maintains book-keeping, investing in stocks and managing properties.
- Cybersecurity, automatically sort the data in networks into high risk and low-risk information.
- Government, for paired with facial recognition systems may be used for mass surveillance.
- Video games, it is routinely used to generate dynamic purposeful behavior in non-player characters.
- Military, enhancing Communications, Sensors, Integration and Interoperability.

- Hospitality, to reduce staff load and increase efficiency.
- Advertising, it is used to predict the behavior of customers from their digital footprint in order to target them with personalized promotions.
- Art, it has inspired numerous creative applications including its usage to produce visual art.

However, all the Machine Learning applications are characterized by the need of a huge amount of data set for the training process.

### Chapter 3

### State-of-the-Art

#### 3.1 Overview

The role of Machine Learning has continuously growth in the past few years and a lot of efforts have been done for developing good software APIs in order to address different needs and domains.

In principle, all the machine learning algorithms can be run on the CPU, which already runs the OS and other Application Software. This leads to overheads, especially in terms memory accesses which are expensive in terms of energy and latency.

Analyzing machine learning algorithms comes evident that they massively do the same operations and access to data with some kind of patterns. Thus, with the outcome of the new paradigm for the GPU, the General Purpose GPU programming comes in handy that implementing those algorithms on a GPU, which matches the Machine Learning algorithms requirements regarding the massive operations and the reuse of data, has given a lot of advantages in terms of latency and energy efficiency. However, the capability of GPU of running machine learning algorithms has been pushed almost at the maximum with the increase of computation demands in modern neural networks. Therefore other solutions have been explored, such as the development of specific hardware platform.

#### 3.2 **GPU**

The Moore's law is reaching the end from the point of view of CPUs. However, it seems that the GPUs can still carry on the Moore's law [5496638].

For this reason, improving efforts especially from the companies have been made for developing more and more GPUs with a higher performance per watts. As already mentioned, with the income of general purpose GPU programming paradigm, more and more machine learning algorithms have been designed for being run on the GPU, gathering the best fruits given by that type of architecture.

As consequences, companies such as Nvidia have started to develop GPU for boosting machine learning applications performance.

#### 3.2.1 Nvidia Ampere A100 Tensor Core GPU

The Nvidia Ampere A100 Tensor Core GPU has been announced recently and it is one of the most performant GPU. The newly added Tensor Core Unit allows massive increases in throughput and efficiency.

It is able to deliver up to 624 TFPLOPS<sup>1</sup> for training and inference machine learning applications.

The GPU is composed of multiple GPU processing clusters (GPCs), texture processing clusters (TPCs) and streaming multiprocessors (SMs). The core of the GPU is the Streaming Multiprocessor, which is built up from the SM of Volta GPU and Turing one.

Composed of integer, FP32, FP64 units and the Tensor Core Units are designed specifically for deep learning. It introduces also new data types in the tensor core for the computation such as binary, integer 8 and 4 bits, floating-point 64, 32, 16 and bfp16 (the throughput of the tensor core computation for fp16 and bfp16 is the same). The Ampere SM can achieve such efficient workload on mixed computation and addressing calculations thanks to an independent parallel integer and floating-point data paths.

Matrix-Matrix multiplication operations are at the core of neural network training and inference, and are used to multiply large matrices of input data and weights in the connected layers of the network. The idea is represented into the Figure 3.2 and compared to previous architectures.

The Ampere A100 GPU contains 108 Streaming multiprocessor, and 432 third generation Tensor Core. According to Figure 3.3 the Tensor Core Units are able to compute multiplications on FP16 and accumulate on FP32, leading to a further reduction of latency and energy consumption.

A novel approach for doubling the throughput of deep neural networks has been

<sup>&</sup>lt;sup>1</sup>floating-point operations per second



Figure 3.1: Streaming Multiprocessor Architecture [paper:41]





Figure 3.2: Matrix Multiplication in Tensor Core [paper:41]



**Figure 3.3:** Mixed Precision Schema of a FMA unit in Tensor Core Unit [paper:41]

introduced in this architecture. At the end of training process, only a subset of the total weights are necessary to execute a neural network correctly. As consequence not all the weights are needed, and they can be removed.

Based on training feedback, weights can be adapted at runtime during the training and this does not have any impact on the final accuracy. Thus, thanks to the sparsity of weight tensors., inference process can be accelerated. In addition, also the training process can be accelerated exploiting the sparsity idea but it has to be introduced at the beginning of the process for achieving some benefits.




Figure 3.4: Sparsity Optmization of a weight tensor [paper:41]

The approach in Figure 3.4 doubles the throughput by skipping the zeros. It also leads to a reduction of memory footprint and an increase into the memory bandwidth.

Following the idea, NVIDIA has introduced a new set of instruction for inference: sparse Matrix Multiply-Accumulate (MMA). Those instructions are able to skip the matrix entries which contain zero values, leading to an increase of the Tensor core throughput. An example can be seen in Figure 3.5, where the light blue matrix has a sparsity of 50%. It is also important to mention that the non-zero entries of the light blue matrix will be matched with the correct entries of the red one.




Figure 3.5: Matrix Multiply Accumulate [paper:41]

The deep learning frameworks and the CUDA Toolkit include libraries that have been custom-tuned to provide high multi-GPU performance for each one of the following deep learning frameworks in the Figure 3.6.




Figure 3.6: Software stack [paper:41]

Combining powerful hardware with software tailored to deep learning, it provides to developers and researchers solutions for high-performance GPU-accelerated deep learning application development, testing, and network training.

#### 3.3 Domain Specific Hardware Platform

Instead of developing GPUs also suitable for Machine Learning applications, the companies have designed and deployed special purpose hardware accelerators.

#### 3.3.1 NVDLA

The Nvidia Deep Learning Accelerator is a free open source hardware platform from Nvidia, highly customizable and modular, which allows to design and deploy deep learning inference hardware.

The architecture comes in two configurations:




Figure 3.7: Comparsion of two possible NVDLA system [WEBSITE:8]

As already mentioned, the aim of the work is to develop a hardware accelerator for machine learning suitable for mobile devices. Therefore from now on the NVDLA small system will be considered and analyzed.

The internal architecture of the NVDLA small system is:

According to Figure 3.7, for the Small configuration of the accelerator, the processor will be in charge of programming and scheduling the operations on the NVDLA and as consequences handles the start/end of operations and possible interrupts, all of them through the CSB (Configuration Space Bus) interface which is AXI Lite compliant[paper:30].

The data movement to/from memory are handled by the Internal memory controller through the DBB (Data BackBone) interface, which is AXI [paper:30] compliant.

The internal architecture of NVDLA is composed by various engines. Each one of them is able to perform specific Machine Learning operations:




Figure 3.8: Internal architecture of NVDLA small system, Secondary DBB not considered [WEBSITE:8]

- Convolution Core: it comes in pair with the Convolution Buffer, its private memory for the data (inputs and weights). It is used to accelerate the convolution algorithms.
- Activation engine (Single Data point Operations): it performs post processing operations at the single data element level such as bias addition, Non-linear function, PReLU (Parametric Rectified Linear Unit) and format conversion when the software requires different precision for different hardware layers.
- Pooling engine (Planar Data Operations): it is designed to accomplish pooling layers, i.e. it executes operation along the width and height plane.
- Local response normalization engine (Cross Channel Data operations): it is designed to address local response normalization layers.
- Reshape(Data memory and reshape operations): it transforms data mapping format without any data calculation.
- Bridge DMA: it is in charge of copying data from the Main Memory to the SRAM of the accelerator, only available into the large configuration of the system.

Another possible configuration which is worth to mention is the possibility to let the engines work separately on independent task or in a fused fashion where all of them are pipelined, working as a single entity.

According to developers the configurability of the cores ranges from arithmetic precision to the theoretical throughput that a single unit can achieve (increasing the number of internal Processing Elements). Moreover, since the engine units are independent of each other, according to the application and the model used they can be safely removed from the design.

#### **NVDLA Software**

It is also worth to mention that the accelerator comes already with a basic software stack:




Figure 3.9: NVDLA Software stack[WEBSITE:7]

The Compilation tools are in charge of converting existing pretrained model into a set of hardware layers (for the desired precision) and programming sequences suitable for the NVDLA. The output of this process is a Nvidia Loadable file suitable for the runtime environment.

Regarding the runtime environment, it has been designed for a system in which is present an OS. It is composed in two parts: the User Mode Driver (UMD) and the Kernel Mode Driver (KMD).

The User Mode Driver loads the loadable file in memory and submits the operation to the KMD. It is also in charge of data movement from/to the accelerator.

The KMD is in charge of submitting operations to the accelerator through low level functions, scheduling the operations and handling the interrupts.

Both the KMD and the UMD are wrapped into portability layers which are, respectively, hardware dependent and OS dependent. In principle, for migrating the software to another OS or hardware plaftorm it is enough to modify only the portability layers.

## 3.3.2 Google TPU

Google developed its own application-specific integragrated circuit for neural networks, which is tightly integrated with TensorFlow Software. It includes:

- Matrix Multiplier Unit (MXU): 65,536 8-bit multiply-and-add units for matrix operations
- Unified Buffer (UB): 24 MB of SRAM that work as registers
- Activation Unit (AU): Hardwired activation functions

In Figure 3.10 a general view of TPU architecture is presented.




Figure 3.10: Google TPU architecture[paper:40]

Rather than be tightly integrated with a CPU, the TPU is designed to be a coprocessor in which the instruction are sent by the host server rather than fetched.

The matrix multiplication unit reuses both inputs many times as part of producing the output, avoiding the overhead of continuously read data from memory.

Only spatial adjacent ALU are connected together, which makes wires shorter and energy-efficient. The ALUs only perform computations in fixed pattern.

As far as concerned the software stack, the TPU can be programmed for a wide variety of neural network models. To program it, API calls from TensorFlow graph are converted into TPU instructions.




Figure 3.11: Google TPU Software Stack [WEBSITE:9]

#### 3.3.3 Habana Goya HL-1000

Habana's Goya is a processor dedicated to inference workloads. It is designed to deliver superior performance, power efficiency and cost savings for data centers and other emerging applications.

It allows the adoption of different deep learning models and is not limited to specific domains. Moreover, the performance requirements and accuracy can be user-defined.

In Figure 3.12 a high level view of the Goya architecture can be appreciated.




Figure 3.12: High level view of Goya architecture [paper:38]

It is based on scalable, fully programmable Tensor Processing Cores, specifically designed for deep learning workloads.

It also provides other flexible features such as GEMM operation acceleration, special functions dedicated hardware, tensor addressing, latency hiding capabilities and different data types support in TPC (FP32, INT32, INT16, INT8, UINT32, UINT16, UINT8).

Regarding the software stack, it can be interfaced with all deep learning frameworks. However, a model has to be first converted into an internal representation, as it can be seen in Figure 3.13.




Figure 3.13: Habana Goya Software Stack [paper:38]

It also supports quantization of models trained in floating-point format with

near-zero accuracy loss.

## Chapter 4

# System Development

### 4.1 Overview

As already mentioned, the use of custom hardware for a specific application can have big benefits especially in terms of energy consumption and latency. The inference process of Neural Network is mainly characterized by massive multiply and addition operations. Fetch of data from main memory follows patterns and it has been proved that those data, in particular weight data, are reused for several executions of the Neural Network model. As consequence, executing a Neural Network model on a von Neumann based architecture machine leads to performance degradation, even in a cache-based system, since the CPU has to request the data from the main memory, execute the operation on those data and then save back to main memory before moving to the next data. The introduction of vectored instruction in the modern processors can have a slight impact in the performance benefits. However, the drastically increase of layers in the Neural Network has made them suitable for several applications. This it can be translated into a massive increase of operations for executing them, as it can be also observed in the following Figure:

Following the fast demands of operations into a Neural Network, it becomes evident that executing them on a CPU could not meet real-time application requirements.

Instead, the designed accelerator has a Dataflow architecture, with emphasis on weight data reuse, and it is able to execute a tensor convolution. The basic idea is a computation matrix composed in every entry of processing elements which are able to perform operation between the incoming data and the weights, which have been already loaded for exploiting a data reuse approach.

The custom hardware accelerator is not useful as it is. It has to be integrated into a ML-Framework in order to appreciate its benefits. After a preliminary




Figure 4.1: Average execution time divided by type of operations

research on which ML-Framework would allow to integrate a custom hardware accelerator minimizing the efforts to change the model code and its definitions, it has been evident that the TensorFlow Framework, an end-to-end open source Machine Learning platform [WEBSITE:4], suits the needs.

The workflow of the Hardware-Software development is illustrated in the following:




Figure 4.2: Development workflow

The entire work is implemented on a PYNQ Z2 board from TUL, based on a Zynq-7000 SoC [paper:31]. In order to speed-up the development process and use built-in library for the AXI protocol and the DMA transfers, the software is partially carried out through the PYNQ environment of the board [WEBSITE:2] based on Python which has became a de facto standard [paper:37].

The usage of Python as basic software allows to easily integrate it with high level Machine Learning Framework, such as TensorFlow in this case.

### 4.2 Software

The focus of the work is the inference process, pre-trained models are needed and TensorFlow Hub [WEBSITE:5] comes in handy for this purpose. It provides already pre-trained Machine Learning models for different domains. Moreover, TensorFlow has the feature of quantizing a post-trained model for different arithmetic precision. In the Fig. 4.2 it can be seen that the quantization process has been done offline.

The choice of using the stable release 2.1 of TensorFlow is dictated from the possibility of using Delegates (aka hardware accelerators or GPUs) in its Neural Network model. A delegate is a way to delegate part or all graph execution to another executor. Every model is represented, internally, as a graph (with its relative order of execution for the nodes) and every node of the graph is described as a set of operation that has to be applied to the node's input. As every node is described by a set of operations, it is easy to understand which part of the graph can be executed on the accelerator in advance, and this operation is done at the beginning when both the model and the accelerator library is loaded as it is represented in the following Figures: It is worth to mention that TensorFlow is open-source and




Figure 4.3: Execution Graph

since no binary installations for its 2.1 release are provided for Arm processor, it has been cross-compiled from scratch for the PYNQ-Z2 board.

TensorFlow demands as library for the accelerator a C Python-API compatible shared library. In addition, the code for using the accelerator was already written using the PYNQ environment in Python. Therefore, for allowing code reuse and decreasing the development time the Python code has been embedded in the C code (from a TensorFlow example of the delegate library), adding callbacks to Python code<sup>1</sup>. This has been possible thanks to the Python library *CFFI* (C Foreign Function Interface) [WEBSITE:14], which is also able to provide a shared library Python-API compatible as output. In the following Figure the flow chart between Tensorflow Lite and the accelerator library can be seen:




Figure 4.4: Flow Chart with accelerator

<sup>&</sup>lt;sup>1</sup>See Appendix A

## 4.3 System Level

As it can be seen from Figure 4.5, it is divided in two big blocks:

- Processing System: The processing system (in Figure 4.6 referred as *processing system7*) is in charge of running the OS and the Machine Learning application. As consequence it also runs the necessary software for programming the accelerator registers and the data movement to/from main memory from/to the accelerator.
- Programmable Logic: The programmable logic (PL) hosts the entire design, from the accelerator itself to the DMAs and the AXI interconnections.




Figure 4.5: Zynq 7000 SoC [paper:42]

Furthermore, the Programmable Logic in Figure 4.6 is hosting:

• AXI interconnections: IP cores from Xilinx [paper:34] [paper:35] in order to connect and correctly address entities in the Programmable Logic.

- AXI DMA: IP core from Xilinx [paper:33] which allows data movement between main memory and accelerator memories. Several single channel DMA have been used instead of using a single DMA with multiple channels. The reason is that in the PYNQ environment only the drivers for the single channel DMA are provided.
- DTPU: the actual hardware accelerator.
- XADC: IP core from Xilinx [paper:32] which allows to measure the temperature of the SoC, the voltages and the currents at run time.

In the following figure, the schematic of the overall design in the PL is presented.

### 4.4 DTPU, the hardware accelerator

The hardware accelerator, named *Cogitantium*<sup>3</sup>, *The Dumb Tensor Processing Unit*, is in charge of carrying out the tensor convolution of the neural network model, exploiting a data-flow architecture on the input data and a data reuse for the weight data.

Figure 4.7 presents the Logical block diagram of the accelerator.

#### 4.4.1 Real Implementation

The work is not focused on developing embedded memories and AXI interfaces, therefore a Xilinx's IP core, which includes all those necessary sub components, has been used [paper:43] leading to the actual block diagram which can be observed in the Figure 4.8.




Figure 4.8: Real RTL view of DTPU accelerator

The latter has allowed to completely focus the work on the DTPU core<sup>4</sup>, which has become:

<sup>&</sup>lt;sup>2</sup>Except for the Zynq Processing system

<sup>&</sup>lt;sup>3</sup> Thoughtful

<sup>&</sup>lt;sup>4</sup>See Appendix B




Figure 4.6: System view hosted in the PL  $^{\rm 2}$ 




Figure 4.7: Logical view of DTPU accelerator




Figure 4.9: RTL view of DTPU core

#### Where the sub-units:

- L/S array provides the data for the Matrix Multiplication Unit, especially the weight data are reused across several executions and therefore loaded once.
- Control Unit is in charge of handling handshake signals for transferring the ownership of the data (data transferred by the DMA from the Main Memory), load the weights and activation in the respectively units and save the results to the output FIFO. Since it is a Data flow architecture, there is no control flow of the data in the core and this has allowed to keep the Control Unit as simple as possible.
- Matrix Multiplication Unit (Mxu) is the computation unit of the hardware accelerator. It executes the tensor convolution for different arithmetic precision.

#### 4.4.2 High Level State Machine of Control Unit

The Dataflow architecture has allowed to design a Control unit as much simple as possible, presented in the below figure:




Figure 4.10: A high level view of Control Unit

In which:

- *Idle* state is waiting for the start signal from the *axis accelerator adapter* (generated when all the data have been transferred<sup>5</sup>).
- Fetch CSR Memory state is in charge of retrieving from the CSR memory the desired data precision for the computation and the starting address of

<sup>&</sup>lt;sup>5</sup>Input Data, Weight data and CSR data

the weight memory. It also notifies to the *axis accelerator adapter* that it is  $ready^6$ .


- Load data in L/S array state loads the correct weight values (retrieved from the weight memory) and the activation data into the correct L/S unit. The number of active L/S unit is computed at run time. It depends on from the current required data precision and the fixed number of rows and columns in the MXU.
- Compute state activates the MXU and it waits the end of computation before committing the results to the output FIFO.
- Save to output FIFO state saves the data stored in the active L/S units to the output FIFO.
- Done state, depending on the input FIFO if it is empty or not, continues the computation for the next activation data or it returns to the idle state, notifying to the axis accelerator adapter the end of the computation<sup>7</sup>.

#### 4.4.3 Datapath

As it is well-known, the execution of ML models is memory intensive and it consists in massive multiplication and accumulation operations. In addition, it can be seen that during execution of ML models some memory location are accessed frequently. Therefore, it is evident that a DataFlow architecture which could exploit local data reuse and compute, massively, in parallel multiplications and additions could boost the performance. The DTPU core has been designed according to the previously mentioned ideas. The datapath of the core is presented in Figure 4.11 as block diagram.

 $<sup>^6</sup>$ The ready signal is used as handshake between the core and the axis accelerator adapter for transferring the ownership of the data

<sup>&</sup>lt;sup>7</sup>the notification for the end of computation allows the axis accelerator adapter to put the results on the output master axi stream interface in order to be transferred by the DMA



**Figure 4.11:** A detailed view of the DTPU core datapath. Enable and resets signals for clocked units has been omitted for improving readability.

In Figure 4.11, the brawn of the accelerator is the MXU wrapper, which contains the symmetric matrix of MACs with variable precision. Regarding the other blocks:

- Activation Decoder: It is able to generate the right activation signals for the L/S units, depending on from the current data precision and MXU size.
- Muxes and DeMuxes: Their purpose is to feed the right data from/to memory to/from the right units. The counter (from 0 to ROWS-1) in the Mux for the output FIFO is for saving at every clock cycle a data in the FIFO.
- Filter&Select: depending on the precision it provides the correct data to the correct computation units.
- Compact&Select: it is the complement of the Filter&Select unit. It is able to compact the output data from the MXU wrapper and feed the store registers.

- L/S weight Units: the name L/S has been kept for consistency even if it does not have any store process since the weight are only loaded once (stationary weights) and kept until a next full execution.
- L/S Activation Units: they are in charge of loading the data from the input FIFO into batteries of Flip-Flops while at the same time they can save the results to submit late in the output FIFO.

#### Filter&Select and Compact&Select

In principle, for each Processing element in the MXU wrapper a weight and an activation has to be provided (and as consequence it has to be provided from its relative Load Units). However, since the data width of memories and FIFO has been fixed to its maximum, 64 bits, it comes evident that during a computation with 8 bit integer it will fetch(and save for the output FIFO), in case of a 8x8 Mxu Size, 8 values from FIFO and 64 values from the weight memory. In this scenario all the Flip-Flops of the L/S units (both activation and weights) would sample values where the 56 upper bits are always unused leading to a waste of time for the memory accesses and energy for unused data.

A clever solution is to pack data before sending them to the accelerator. Nevertheless, the pack of data requires to internally unpack and, before committing to the output FIFO, pack the results. Unpacking and packing are done, respectively, by Filter&Select and Compact&Select units. Retrieving the previous example (computation on 8 bit integer, MXU size of 8x8 and 64 bit memory data) and using the approach of unpacking and packing, this leads to use only one L/S unit for activations (8 for the L/S weight units) for both the load and store operation. With one single L/S active unit and 8 bit integer computation, an 8 bit activation data has to be distributed for each column of the MXU, and this is done by the Filter&Select unit. For committing to output FIFO, results on 8 bit will be compacted in one single data of 64 bit by the Compact&select.

A visual distribution of the data can be seen in Figure 4.12. The same can be applied for each row of L/S Weigth units.




Figure 4.12: Data Distribution of Filter&Select unit for a MXU size of 8x8

In case the required precision is on 16 bit, with the same MXU size, two L/S units for activation are activated (2\*ROWS for the L/S weight units) and will feed the respective Columns. The reason behind the two active L/S units is that in 64 bit, only 4 16-bit values can be packed. Increasing the MXU size, the L/S units are activated accordingly. For example, in case of a MXU size of 16x16 and integer 8 bit, two L/S units are activated (in case of integer 16 computation,4 units are activated).

This approach comes also with the overhead of packing and unpacking the data on the CPU but, on the other hand, the memory data movement is reduced and bandwidth increased, with a reduction in the energy consumption (thanks also to the reduced active L/S units).

It is also worth to mention that using size for the MXU which are power of two would maximize the memory bandwidth.

#### Matrix Multiplication Unit

The Matrix Multiplication Units (referred as MXU) is the muscle part of the accelerator, where the convolution is done. As the name suggest, it is organized as a Matrix:





Figure 4.13: MXU interal structure and weights distribution

Every sub units has its own weight value (distributed thanks to the L/S weight combined with Filter&Select units, see Figure 4.11). It is a homogeneous unit, except for the first column, which does not accumulate. In addition, as it can be seen from the block diagram, there is no control flow between every Processing units. There is only data exchange from the previous unit to the next one (for both axis). This matrix configuration of the hardware allows to massive multiply and accumulate at the same time, in particular it can compute:

 $MAC_{OPS} = ROWS * COLUMNS per \# clock cycle required for a single unit with a <math>Throughput = Rows$ 

The MXU can be synthesized with different criteria. In particular, the Processing Elements can be independently generated for a single data precision, from integer 8/16/32/64 to floating-point 32 or brain floating-point 16, or with some precision at the same time. Then data precision is decided, via software, and properly controlled using signal in Figure 4.14.

A detailed view of SMAC (Sub unit Multiply and Accumulate) and SMUL(Sub unit Multiply), the Processing Elements, is given in Figure 4.14.






Figure 4.14: SMAC and SMUL details

It is important to mention that the sub units are always receiving data on 64 bits even if internally they may use all of them or not, depending on the value of select precision and active chain signals. For the full integer configuration (64 bit width operations) beside the possibility of computing for different data width (i.e. choose between 8/16/32/64) the Processing Elements can compute vectorized operations. With the help of active chain signal (active low, otherwise it is a 64 bit computation) and data width fixed to 64 bit, it is able to compute at the same time two 8-bit, one 16-bit and one 32-bit operations (multiplication for SMUL and multiplication and addition for SMAC). However, this comes with the overhead of correctly packing and unpacking the data on the CPU before transferring them to the accelerator.

SMAC and SMUL units have been designed, internally, using Vivado DSP primitives [paper:48], which a general schema can be appreciated in Figure 4.15:




Figure 4.15: DSP Slice Functionality [paper:48]

Allowing fitting two computation (referring to SMAC) in one single unit<sup>8</sup> and maximize the resource utilization.

As soon as the Synthesis process reach the maximum value of DSP utilization, it does not switch automatically to use Fabric for those primitives. For maximizing the resource usage of the FPGA, the DSP primitives have been regenerated for both Fabric and DSP blocks. In this way, during the generation algorithm for the MXU, it uses primitives for DSP up to the maximum allowed value for the given board and then it starts to utilize Fabric. This approach has allowed almost a full utilization of the FPGA resources.

<sup>&</sup>lt;sup>8</sup>Only for integer 8 and 16

## Chapter 5

## Conclusion

### 5.1 Discussion

A big portion of inference process for Neural Networks involves massive multiply and add computation, basic operation of tensor convolutions, and across several execution data, especially weight tensors, are reused. As consequence, for speeding-up and reduce the power consumption (especially in mobile devices) of ML models an hardware accelerator has been developed. It is also designed for accommodating different data type computation request from Neural Network models, ranging from integer 8/16/32/64 to floating-point 32 and brain floating-point 16.

The approach of the work has been a hardware/software co-design in order to accommodate the high compute intensive request of Machine Learning, the tensor convolution. Therefore, the hardware core for tensor convolution has been developed from scratch, while the common components, such as memories and bus interface, have been chosen from the available ones in the tools. Moving one step at the time above in the abstraction level, the accelerator library has been developed and deployed. In order to accomplish it in a fixed time, the core of the library has been developed in Python, which has been interfaced with a C-code template provided from the developers of thee ML-framework used. This has lead to a hybrid library which encapsulates a frozen Python code layer, called from the C-code, the latter is only in charge of retrieving the data and passing them to the Python layer. Again moving one step above in the abstraction, the ML-framework level is reached. In this level, the most popular ML-framework, TensorFlow, has been chosen. It also offers the possibility of delegate part of the execution graph to coprocessor or GPUs. Moreover, existing Tensorflow pretrained models have been quantized for different bitwidth and data precision.

It is possible to build a custom hardware accelerator for a specific ML operation and then integrate it into a framework without changing the model nor the framework. The bottom up approach and the delegate class available in Tensorflow has allowed to fully tailor a new class of hardware accelerators which can accommodate different needs (i.e. depending on which part of the model has to be accelerated). As it has been organized, changing the core software in the Python code and the core in the hardware, it can be also used for addressing different model's operations.

#### 5.2 Future Works

For every human artifacts, there is always work to do. In addition, for Computer Engineering artifacts there is also an important step which is the software (and in this case also of the hardware) optimization. In particular:

- Software Optimization and migration to a full C code implementation for further reducing the latency.
- A deep software/hardware testing for finding additional bugs.
- Power estimation using the simulation's switching activity in order to obtain a very precise and reliable power consumption.
- Comparison of model execution on different state-of-the-art platforms.

Following the previous recommendation, the work may arrive to a competitive level such as the one of the GPUs or other hardware platforms.

## Appendix A

# Accelerator library

Script for creating library:

```
import cffi
 import sys
 sys.path.append('/usr/local/lib')
    The Frankenstein, a mix of C and Python
    ######
 #### create .so library from PYNQ python code for DTPU accelerator
           on board compiling, it requires
    ######
 \#\#\# to have tensorflow/tensorflow/lite in /usr/include/pythonX.X
                   from r2.1 branch
11
    ffibuilder = cffi.FFI()
13
14 ffibuilder.cdef("""
 extern "Python" {
16 bool destroy_p(void
17 bool CopyFromBufferHandle_p(void);
 bool CopyToBufferHandle_p(void);
 void FreeBufferHandle_p(void);
20 bool SelectDataTypeComputation_p(int);
21 | bool Init_p(int , int, int);
22 bool Prepare_p(int);
23 | bool Invoke_p(bool, int);
```

```
24 void load_overlay(void);
25 bool ResetHardware_p(void);
26 void push_weight_to_heap( void *, int *, int);
27 void push_input_tensor_to_heap( void *, int *, int);
  void push_output_tensor_to_heap( void *, int *, int);
  bool print_power_consumption_p(void);
29
30 bool start_power_consumption(void);
31 void activate_time_probe_p ( bool);
32 bool print_python_time_probes(void);
33
    void * tflite_plugin_create_delegate();
34
    void tflite_plugin_destroy_delegate(void * ,void * );
35
    bool SelectDataTypeComputation(int);
36
    bool print_power_consumption();
37
    bool measure_power_consumption();
38
    bool print_execution_stats();
39
    bool activate_time_probe(bool); """)
41
42
  cpp_file=open("./DTPU_delegate.cpp","r")
43
  ffibuilder.set_source("dtpu_lib", cpp_file.read(),source_extension=".
     cpp",
    extra_compile_args=['-Wno-unused-result', '-Wsign-compare', '-
45
     DNDEBUG', '-g', '-fwrapv', '-O2', '-Wall', '-Wstrict-prototypes',
    '-g', '-fdebug-prefix-map=/build/python3.5.2=.', '-specs=/usr/share
46
     /dpkg/no-pie-compile.specs', '-fstack-protector-strong',
    \hbox{'-Wformat', '-Werror=} format-security', \hbox{'-I/usr/local/include', '-L/'}
47
     usr/local/lib'],
    extra_link_args=['-Wl,-Bsymbolic-functions','-specs=/usr/share/dpkg
48
     /no-pie-link.specs',
    '-Wl,-z, relro', '-specs=/usr/share/dpkg/no-pie-compile.specs', '-
49
     \label{eq:deformation} $$D_FORTIFY\_SOURCE=2', '-fPIC']$
    libraries = ['pthread', 'expat', 'z', 'dl', 'util', 'm', 'tensorflow'])
51 #if you want to simply access a global variable you just use its name
  # However to change its value you need to use the global keyword.
  python_file=open("./DTPU_delegate.py","r")
54 ffibuilder.embedding_init_code(python_file.read())
55
56 ffibuilder.compile(target="DTPU_delegate.*", verbose=True)
57
58 cpp_file.close()
  python_file.close()
```

../../dtpu/software/create\_library.py

#### C++ code of the library:

#### ../../dtpu/software/DTPU\_delegate.cpp

```
/// release dependent libraries tensorflow r2.1
2 #include <tensorflow/lite/c/builtin_op_data.h>
 #include <tensorflow/lite/c/c_api_internal.h>
4 #include <tensorflow/lite/builtin_ops.h>
5 #include <tensorflow/lite/context_util.h>
6 #include <tensorflow/c/c_api.h>
7 #include <vector>
8 #include <time.h>
 #define DEBUG 1
  static bool destroy p(void);
12 static bool CopyFromBufferHandle p(void);
static bool CopyToBufferHandle_p(void);
static void FreeBufferHandle_p(void);
static bool SelectDataTypeComputation p(int);
static bool Init_p(int,int,int);
static bool Prepare_p(int);
  static bool Invoke_p(bool,int);
  static void load_overlay(void);
19
  static bool ResetHardware_p(void);
21 static void push_weight_to_heap( void *,int *,int);
22 static void push_input_tensor_to_heap( void *,int *,int);
23 static void push output tensor to heap (void *, int *, int);
24 static bool print_power_consumption_p(void);
25 static bool start_power_consumption(void);
  static void activate_time_probe_p (bool);
  static bool print_python_time_probes(void);
27
2.8
29
30
  possible operations
31
    kTfLiteBuiltinAdd = 0,
32
    kTfLiteBuiltinConcatenation = 2,
33
    kTfLiteBuiltinConv2d = 3,
34
    kTfLiteBuiltinDepthwiseConv2d = 4,
35
    kTfLiteBuiltinDepthToSpace = 5,
36
    kTfLiteBuiltinFullyConnected = 9,
37
    kTfLiteBuiltinMul = 18,
38
    kTfLiteBuiltinSub = 41,
39
    kTfLiteBuiltinDelegate = 51,
40
    kTfLiteBuiltinAddN = 106, struct timespec ts_start, ts_end;
41
  */
42
43
44
45 int bit_width_computation;
_{46} int NO FP=-1;
```

```
47 bool signed_computation=false;
48 bool only_con2d=false;
49
50 // time probes
51 bool time_probe=false;
52 int n_execution=0;
double avg_time_delegate;
54 double avg_time_data_exchange;
55
57 using namespace tflite;
59 #ifdef __cpl
60 extern "C" {
           __cplusplus
61 #endif
62 // This is where the execution of the operations or whole graph
      happens.
63 // The class below has an empty implementation just as a guideline
64 // on the structure.
65 class DTPU_delegate {
   public:
    // Returns true if my delegate can handle this type of op.
67
    static bool SupportedOp(const TfLiteRegistration** registration) {
68
    // from builtin_ops.h
69
    #ifdef DEBUG
70
    printf("[DEBUG - C]--- Supported Operation of DTPU delegate class
71
     --- \n");
    #endif
72
      switch (registration -> builtin_code) {
73
         /*case kTfLiteBuiltinConv2d:
74
           only_con2d=true;
75
          #ifdef DEBUG
76
           printf("[DEBUG-C]-- Supported operations only 2d convolution
77
          -\n " ) ;
          #endif
           */
         case kTfLiteBuiltinDepthwiseConv2d:
80
        #ifdef DEBUG
81
           printf("[DEBUG - C]--Hello world! I can make 2D convolution
82
      and depth wise 2D convolution ---\n");
          #endif
83
           return true;
         default:
85
           return false;
86
87
88
89
    // Any initialization code needed
```

```
bool Init (TfLiteContext * context , const TfLiteDelegateParams *
91
      delegate_params) {
    #ifdef DEBUG
92
       printf("[DEBUG - C]--- Init of DTPU delegate class --- \n");
93
      #endif
95
       #ifdef DEBUG
96
         printf("[DEBUG - C]--- Init of DTPU delegate class check if
97
      tensors indexes are equal to the ones in the Invoke — \n");
       for (int input index: TfLiteIntArrayView(delegate params->
98
      input tensors)){
90
         printf("[DEBUG - C]--- Init of DTPU delegate class getting
      tensors %d— \n",input_index);
         #endif
104
       if (time_probe) {
         avg_time_delegate=0.00;
106
         avg_time_data_exchange=0.00;
         n execution=0;
108
       // instantiate buffcfers and soft reset of accelerator
111
       return Init_p (context->tensors_size, delegate_params->
112
      input_tensors->size ,delegate_params->output_tensors->size);
113
114
     // Any preparation work needed (e.g. allocate buffers)
     TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    #ifdef DEBUG
117
    printf("[DEBUG - C]--- Prepare of DTPU delegate class --- \n");
118
    #endif
119
         // initialize, link the buffers accordint to the size of node
120
      data
       // kTfLiteMmapRo aka weights
121
       int num_weight_tensor=0;
       // set precison check
       if(NO_FP==-1)
124
             printf("ERROR! Need to execute SelectDataTypeComputation
125
      function before calling the Tensorflow Interpreter \n");
              return kTfLiteError ;
         }
127
128
       for (int input_index : TfLiteIntArrayView(node->inputs)){
130
         // one of this should be the weight tensor
         auto& in_t= context->tensors[input_index];
132
```

```
if (in_t.allocation_type==kTfLiteMmapRo) {
133
                   num_weight_tensor++;
134
                  #ifdef DEBUG
135
                   printf("[DEBUG -C]---found a tensor weight %d----\n",
136
      input_index);
                  #endif
137
         // get dimesion of tensors
138
          // push to python sublayer
139
          if (!NO FP) {
140
         switch(bit width computation){
141
          default:
142
         case 8:
143
              #ifdef DEBUG
144
                          if (signed_computation) {
145
                            printf("[DEBUG-C]---- kTfLiteInt8 ----\n");
146
147
                          else{
                            printf("[DEBUG-C]---- kTfLiteUInt8 ----\n");
149
              #endif
150
              if (signed_computation) {
151
              push_weight_to_heap(in_t.data.int8, in_t.dims->data, in_t.
152
      dims \rightarrow size);
              }else {
              push_weight_to_heap( in_t.data.uint8, in_t.dims->data, in_t
154
       . \dim s \rightarrow size);
              }
156
            break;
157
          case 16:
158
                #ifdef DEBUG
                          printf("[DEBUG-C]---- kTfLiteInt16 ----\n");
160
161
                #endif
                       push weight to heap (in t.data.i16, in t.dims->data
162
       , in_t.dims \rightarrow size);
                       break;
163
         case 32:
         #ifdef DEBUG
165
                       printf("[DEBUG-C]---- kTfLiteInt32 ----\n");
              #endif
167
                push_weight_to_heap( in_t.data.i32, in_t.dims->data, in_t
168
       . \dim s \rightarrow size);
                break:
         case 64:
170
              #ifdef DEBUG
171
                     printf("[DEBUG-C]---- kTfLiteInt64----\n");
172
                     push_weight_to_heap(in_t.data.i64, in_t.dims->data,
174
      in_t.dims->size);
                     break;
175
```

```
176
          }
177
          else { // use fp units
178
            switch (bit_width_computation){
179
            case 16:
                   \label{low_fp32_relax_to_fp16 && NO_FP==3 } ) \{ \ //
181
      NO_FP==3 \rightarrow fp active and bfp active
                      #ifdef DEBUG
182
                 printf("[DEBUG-C]---- kTfLitefloat32 relaxed aka bfp16
183
              -\langle n"\rangle;
                 #endif
184
                   // remembedr f16 is TfLiteFloat16*
185
186
                 /*typedef struct {
187
                        uint16_t data;
188
                      } TfLiteFloat16;
189
190
                 push_weight_to_heap( in_t.data.f16, in_t.dims->data, in_t
191
       . \dim s \rightarrow size);
192
193
                   break;
            case 32:
194
                 #ifdef DEBUG
195
                 printf("[DEBUG-C]---- kTfLitefloat32 ----\n");
196
197
                   push_weight_to_heap( in_t.data.f, in_t.dims->data, in_t
198
       . \dim s \rightarrow size);
                   break;
            default:
200
                 printf(" [DEBUG-C]---- ERROR! no fp precision defined
201
             -\langle n"\rangle;
                 break;
          }
203
204
205
207
       #ifdef DEBUG
208
        printf("[DEBUG-C]--- number of weights found= %d \n",
209
       num_weight_tensor);
       #endif
210
          if (Prepare_p(num_weight_tensor)){
211
          return kTfLiteOk;
212
213
         return kTfLiteError;
214
215
216
     // Actual running of the delegate subgraph.
217
     TfLiteStatus Invoke(TfLiteContext* context, TfLiteNode* node) {
218
```

```
struct timespec ts_start,ts_end;
219
       int curr_input=0;
       #ifdef DEBUG
221
       printf("[DEBUG - C]--- Invoke of DTPU delegate class --- \n");
222
       printf("[DEBUG - C]--- Invoke of DTPU delegate class getting
223
       tensors --- \setminus n");
       #endif
225
226
       if (time probe) {
227
              if (!timespec_get(&ts_start,TIME_UTC)){
228
              fprintf(stderr, "error during the acquisition of start time
       ! \setminus n");
              \operatorname{exit}(-1);
230
231
232
       }
233
       // run inference on the delegate and data transfer to/from
234
      memory/accelerator
       for (int input_index : TfLiteIntArrayView(node->inputs)){
235
         // one of this should be the weight tensor
         #ifdef DEBUG
237
         printf("[DEBUG - C]--- Invoke of DTPU delegate class getting
238
      tensors %d— \n",input_index);
         #endif
239
         TfLiteTensor in_t= context->tensors[input_index];
240
         if (!(in_t.allocation_type==kTfLiteMmapRo)) { //cause the weights
241
       have been transferred into the Prepare method
              if (curr_input!=0) {
242
                curr input=input index;
243
244
         // get dimesion of tensors
245
         // push to python sublayer
246
          if (!NO FP) {
247
         switch(bit_width_computation){
248
         default:
249
250
         case 8:
             #ifdef DEBUG
251
                         if (signed_computation) {
252
                            printf("[DEBUG-C]---- kTfLiteInt8 ----\n");
254
                            printf("[DEBUG-C]---- kTfLiteUInt8 ----\n");
255
256
              #endif
25
              if (signed computation) {
258
            push_input_tensor_to_heap(in_t.data.int8,in_t.dims->data,in_t
       . \dim s \rightarrow size);
260
              }else {
```

```
push_input_tensor_to_heap(in_t.data.uint8,in_t.dims->data,
261
      in_t.dims->size);
              }
262
263
            break;
         case 16:
265
                #ifdef DEBUG
266
                         printf("[DEBUG-C]---- kTfLiteInt16 ----\n");
267
                #endif
268
                  push input tensor to heap (in t.data.i16, in t.dims->data
269
       , in_t.dims \rightarrow size);
                       break;
270
         case 32:
27
         #ifdef DEBUG
272
                       printf("[DEBUG-C]---- kTfLiteInt32 ----\n");
273
274
              #endif
                push_input_tensor_to_heap(in_t.data.i32,in_t.dims->data,
      in_t.dims->size);
                break;
276
         case 64:
             #ifdef DEBUG
                     printf("[DEBUG-C]---- kTfLiteInt64----\n");
279
              #endif
280
                push\_input\_tensor\_to\_heap(in\_t.data.i64,in\_t.dims->data,
281
      in_t.dims->size);
                     break;
282
283
284
         else { // use fp units
285
            switch (bit_width_computation){
286
            case 16:
287
                   if (context->allow_fp32_relax_to_fp16 && NO_FP==3 ){ //
      NO_FP==3 \rightarrow fp active and bfp active
                     #ifdef DEBUG
289
                printf("[DEBUG-C]---- kTfLitefloat32 relaxed aka bfp16
290
             -\n");
291
                #endif
                  push\_input\_tensor\_to\_heap (in\_t.data.f16,in\_t.dims->data
292
       , in_t.dims->size);
                  }
                  break;
294
            case 32:
295
                #ifdef DEBUG
296
                printf("[DEBUG-C]---- kTfLitefloat32 ----\n");
29
298
                  push_input_tensor_to_heap(in_t.data.f,in_t.dims->data,
299
      in_t.dims->size);
300
                  break;
            default:
301
```

```
printf("[DEBUG-C]---- ERROR! no fp precision defined
302
             -\n");
                break;
303
         }
304
         }
306
307
308
       }
309
310
311
       for (int output_index : TfLiteIntArrayView(node->outputs)){
312
         auto& out_t= context->tensors[output_index];
313
         // get dimesion of tensors
314
         // push to python sublayer
315
316
         #ifdef DEBUG
317
         printf(" [DEBUG - C --- Invoke of DTPU delegate class getting
318
      output tensors %d— \n", output_index);
         #endif
319
           if (!NO FP) {
321
         switch (bit\_width\_computation) {
322
          default:
323
          case 8:
324
              #ifdef DEBUG
325
                          if (signed_computation) {
326
                            printf("[DEBUG-C]---- kTfLiteInt8 ----\n");
327
                          }else{
328
                            printf("[DEBUG-C]---- kTfLiteUInt8 ----\n");
329
330
              #endif
331
              if (signed computation) {
332
              push_output_tensor_to_heap(out_t.data.int8,out_t.dims->data
333
       , out\_t.dims->size);
              }else {
334
              push_output_tensor_to_heap(out_t.data.uint8,out_t.dims->
335
      data, out_t.dims->size);
              }
336
337
            break;
338
         case 16:
339
                #ifdef DEBUG
340
                          printf("[DEBUG-C]---- kTfLiteInt16 ----\n");
341
                #endif
342
                   push_output_tensor_to_heap(out_t.data.i16,out_t.dims->
343
      data, out\_t.dims->size);
344
                       break;
         case 32:
345
```

```
#ifdef DEBUG
346
                       printf("[DEBUG-C]---- kTfLiteInt32 ----\n");
              #endif
348
                push_output_tensor_to_heap(out_t.data.i32,out_t.dims->
349
      data, out_t.dims->size);
                break;
350
         case 64:
351
             #ifdef DEBUG
352
                     printf("[DEBUG-C]---- kTfLiteInt64----\n");
353
              #endif
354
                push_output_tensor_to_heap(out_t.data.i64,out_t.dims->
355
      data, out_t.dims->size);
                    break;
357
358
359
         else { // use fp units
            switch (bit_width_computation){
            case 16:
361
                  if (context->allow_fp32_relax_to_fp16 && NO_FP==3 ){ //
362
      NO_FP==3 \rightarrow fp active and bfp active
                     #ifdef DEBUG
                printf("[DEBUG-C]---- kTfLitefloat32 relaxed aka bfp16
364
             -\langle n"\rangle;
                #endif
365
                  push_output_tensor_to_heap(out_t.data.f16,out_t.dims->
366
      data, out_t.dims->size); // a uint16 pointer
367
                  break;
368
            case 32:
369
                #ifdef DEBUG
370
                printf("[DEBUG-C]---- kTfLitefloat32 ----\n");
371
                #endif
372
                  push_output_tensor_to_heap(out_t.data.f,out_t.dims->
373
      data, out_t.dims->size);
                  break;
374
            default:
                printf("[DEBUG-C]---- ERROR! no fp precision defined
376
             -\n");
                break;
377
         }
379
         }
380
38
382
         if (time_probe) {
383
         if (!timespec_get(&ts_end, TIME_UTC)){
384
            fprintf(stderr, "erorr during the acquisition of end time!\n")
385
      ;
            exit(-1);
386
```

```
}
387
          // update average and execution time
         avg_time_data_exchange+=ts_end.tv_sec*1000 + ((double)ts_end.
389
      tv_nsec)/1000000 - ts_start.tv_sec*1000 - ((double)ts_start.
      tv_nsec)/1000000;
390
         n_execution++;
391
392
393
          if (time probe) {
394
          if (!timespec_get(&ts_start, TIME_UTC)){
395
            fprintf(stderr, "erorr during the acquisition of end time!\n")
396
            \operatorname{exit}(-1);
397
398
399
       if (Invoke_p(only_con2d, curr_input)){
          if (time_probe) {
401
          if (!timespec_get(&ts_end, TIME_UTC)){
402
            fprintf(stderr, "erorr during the acquisition of end time!\n")
403
            \operatorname{exit}(-1);
404
         }
405
         avg_time_delegate+=ts_end.tv_sec*1000 + ((double)ts_end.tv_nsec
406
      )/1000000 - ts_start.tv_sec*1000 - ((double)ts_start.tv_nsec)
       /1000000;
407
         return kTfLiteOk;
408
409
        return kTfLiteError ;
410
411
412
   };
413
414
415
     TfLiteStatus
                     SelectDataTypeComputation(int data_type){
416
417
     #ifdef DEBUG
     printf("[DEBUG - C]--- SelectDataTypeComputation of DTPU delegate
418
       class --- \n");
     #endif
     int precision = data type & 0x000f;
420
     signed_computation= ((data_type & 0x00100)>>8)==1 ? true : false;
421
422
     NO_FP= (data_type \& 0x060) >> 5;
423
     switch ( precision ) {
424
       default:
425
       case 1: //INT8
426
427
       bit_width_computation=8;
       break;
428
```

```
{\color{red}\mathbf{case}} \ \ 3\colon \ //\mathrm{INT16}
429
       bit_width_computation=16;
       break;
431
       case 7: //INT32
432
       bit\_width\_computation\!=\!32;
433
       break;
434
       case 15: //INT64
435
         bit_width_computation=64;
436
         break;
437
438
     // check compatibilyt of signed and unsigned
439
     if (signed_computation && bit_width_computation!=8) {
440
       printf("ERROR-> signed/unsigned distinction is only compatible
441
      with 8 bit computation");
       return kTfLiteError;
442
443
     if (SelectDataTypeComputation_p(data_type) ){
444
         return kTfLiteOk;
445
446
        return kTfLiteError ;
447
448
449
     TfLiteStatus\\
                     ResetHardware() {
450
    #ifdef DEBUG
451
     printf("[DEBUG - C]--- Reset underlaying hardware --- \n");
452
453
    #endif
     if (ResetHardware_p()){
454
         return kTfLiteOk;
455
456
        return kTfLiteError ;
457
458
459
     }
460
   // Create the TfLiteRegistration for the Kernel node which will
461
      replace
   // the subgraph in the main TfLite graph.
   TfLiteRegistration GetMyDelegateNodeRegistration() {
     // This is the registration for the Delegate Node that gets added
464
      to
     // the TFLite graph instead of the subGraph it replaces.
     // It is treated as a an OP node. But in our case
466
     // Init will initialize the delegate
467
     // Invoke will run the delegate graph.
468
     // Prepare for preparing the delegate.
     // Free for any cleaning needed by the delegate.
470
    #ifdef DEBUG
471
     printf("[DEBUG - C] --- get delegate node registration function
472
      ---\n ");
473
    #endif
```

```
TfLiteRegistration kernel_registration;
474
     kernel_registration.builtin_code = kTfLiteBuiltinDelegate;
475
     kernel registration.custom name = "DTPU delegate";
476
     kernel_registration.free = [](TfLiteContext* context, void* buffer)
477
       -> void {
       delete reinterpret_cast <DTPU_delegate*>(buffer);
478
479
     kernel_registration.init = [](TfLiteContext* context, const char*
480
      buffer,
                                        size t) \rightarrow void* {
481
       // In the node init phase, initialize MyDelegate instance
482
       const TfLiteDelegateParams* delegate_params =
483
           reinterpret_cast < const TfLiteDelegateParams *>(buffer);
       DTPU_delegate* my_delegate = new DTPU_delegate;
485
       if (!my_delegate->Init(context, delegate_params)) {
486
487
         return nullptr;
488
       return my_delegate;
489
     };
490
     kernel_registration.invoke = [](TfLiteContext* context,
491
                                        TfLiteNode* node) -> TfLiteStatus
      DTPU_delegate* kernel = reinterpret_cast < DTPU_delegate*> (node->
493
      user_data);
      return kernel->Invoke(context, node);
494
495
     kernel_registration.prepare = [](TfLiteContext* context,
496
                                         TfLiteNode* node) -> TfLiteStatus
497
       DTPU delegate* kernel = reinterpret cast < DTPU delegate*>(node->
498
      user data);
       return kernel->Prepare(context, node);
500
501
    return kernel_registration;
502
504
  // TfLiteDelegate methods
  // interface to tensorflow runtime
  TfLiteStatus DelegatePrepare(TfLiteContext* context, TfLiteDelegate*
      delegate) {
    // Claim all nodes that can be evaluated by the delegate and ask
508
      the
     // framework to update the graph with delegate kernel instead.
    // Reserve 1 element, since we need first element to be size.
    #ifdef DEBUG
511
    printf("[DEBUG - C] ---- preparing the delegate ----\n");
513
    std::vector<int> supported_nodes(1);
```

```
TfLiteIntArray* plan;
515
    TF_LITE_ENSURE_STATUS(context->GetExecutionPlan(context, &plan));
    TfLiteNode* node;
517
     TfLiteRegistration * registration;
518
     for (int node_index : tflite::TfLiteIntArrayView(plan) ) {
      TF_LITE_ENSURE_STATUS(context->GetNodeAndRegistration(
520
           context, node_index, &node, &registration));
       if (DTPU_delegate::SupportedOp(registration)) {
         supported nodes.push back(node index);
523
    }
525
     // Set first element to the number of nodes to replace.
526
    supported\_nodes[0] = supported\_nodes.size() - 1;
     TfLiteRegistration my delegate kernel registration =
528
         GetMyDelegateNodeRegistration();
530
    // This call split the graphs into subgraphs, for subgraphs that
531
    // handled by the delegate, it will replace it with a
     // 'my_delegate_kernel_registration'
533
    return context->ReplaceNodeSubsetsWithDelegateKernels(
         context, my delegate kernel registration,
         reinterpret_cast < TfLiteIntArray*>(supported_nodes.data()),
536
      delegate);
537
538
  void FreeBufferHandle (TfLiteContext* context, TfLiteDelegate*
      delegate,
                          TfLiteBufferHandle* handle) {
540
    #ifdef DEBUG
    printf("[DEBUG - C]--- Do any cleanups---\n");
    #endif
543
    FreeBufferHandle p();
544
545
546
  TfLiteStatus CopyToBufferHandle(TfLiteContext* context,
548
                                     TfLiteDelegate * delegate ,
549
                                     TfLiteBufferHandle buffer_handle,
                                     TfLiteTensor* tensor) {
551
    #ifdef DEBUG
552
    printf("[DEBUG - C]--- Copies data from tensor to delegate buffer
      if needed.——\n");
    if (CopyToBufferHandle_p()) {
    return kTfLiteOk;
556
     return kTfLiteError;
559 }
```

```
TfLiteStatus CopyFromBufferHandle(TfLiteContext* context,
                                       TfLiteDelegate * delegate ,
562
                                       TfLiteBufferHandle buffer_handle,
563
                                       TfLiteTensor* tensor) {
564
565
    #ifdef DEBUG
     printf("[DEBUG - C]---Copies the data from delegate buffer into the
566
       tensor raw memory——\n");
    #endif
     if (CopyFromBufferHandle p()){
568
     return kTfLiteOk;
569
     return kTfLiteError;
572
573
   TfLiteStatus activate_time_probe(bool activate){
574
    #ifdef DEBUG
     printf("[DEBUG-C]---- activating time probes ----\n");
    #endif
577
     if (!time_probe && activate){
       time_probe=true;
         #ifdef DEBUG
580
             printf("[DEBUG-C]---- activated time probes ----\n");
581
           #endif
582
       activate_time_probe_p(activate);
583
584
     } else{
       printf("ATTENTION! Time probes are not active\n");
585
586
587
      return kTfLiteOk;
588
589
590
591
592
   TfLiteStatus print_execution_stats(){
    #ifdef DEBUG
594
     printf(" [DEBUG - C]---- printing time probes of the library --
595
      n");
     #endif
596
       printf("If you are seeing too many zeros you probably did not set
       the time probes variable to true!\n");
598
     // print c time probes
599
       printf("Overall time of delegate invoke: %3f [ms]\n",
      avg_time_delegate/n_execution);
       printf("Data exchange between interfaces (C->Python->C): %3f [ms
      \n \", avg_time_data_exchange/n_execution);
603
     // print python time probes
```

```
if (print_python_time_probes()){
604
       return kTfLiteOk;
606
     return kTfLiteError;
608
609
610
   TfLiteStatus measure_power_consumption(){
611
   #ifdef DEBUG
     printf(" [DEBUG - C]---Measuring power consumption of the
613
      accelerator during invoke ----\n");
    #endif
614
     if (start_power_consumption()){
       return kTfLiteOk;
616
617
618
     return kTfLiteError;
620
   TfLiteStatus print_power_consumption(){
622
    #ifdef DEBUG
     printf("[DEBUG-C]---Printing power consumption of the accelerator
624
       during invoke ---\n");
     #endif
625
     if (print_power_consumption_p()){
       return kTfLiteOk;
627
     }
628
     return kTfLiteError;
629
630
631
   // instantiate the delegate, it returns null if there is an error
632
   TfLiteDelegate * tflite_plugin_create_delegate()
   //char** argv , char** argv2 , size t argc , void (*report error)(const
634
       char *) )
     TfLiteDelegate* delegate = new TfLiteDelegate;
636
     delegate->data_ = nullptr;
638
     delegate->flags = kTfLiteDelegateFlagsNone;
     delegate->Prepare = &DelegatePrepare;
640
     // This cannot be null.
641
     delegate -> CopyFromBufferHandle = &CopyFromBufferHandle;
642
     // This can be null.
643
     delegate -> CopyToBufferHandle = &CopyToBufferHandle;
644
     // This can be null.
645
     delegate -> FreeBufferHandle = & FreeBufferHandle;
646
     // load overlay
647
     load_overlay();
649
    #ifdef DEBUG
```

```
printf("[DEBUG - C] ----the delegate method of DTPU is born for
650
      TensorFlow %s---\n , TF_Version());
651
     return delegate;
652
654
655
  void tflite_plugin_destroy_delegate(void * delegate_op , void *
656
      argtypes) {
   // destroy the delegate
TfLiteDelegate * delegate= (TfLiteDelegate *) delegate_op;
  ##ifdef DEBUG
   printf("[DEBUG - C]-----cleaning memory -> callback of python
      function --- \setminus n");
661 #endif
  if(!destroy_p()) {
     printf("ERROR IN FREEING BUFFERS!");
  // free (argtypes);
665
666 free (delegate);
#ifdef __cplusplus
669 } // extern "C"
670 #endif
```

Frozen python code in the accelerator library:

## ../../dtpu/software/DTPU\_delegate.py

```
from dtpu lib import ffi
  from pynq import Overlay
  from pynq import allocate
  from pynq import MMO
  from pynq import Xlnk
6 from pynq.lib import dma
  import numpy as np
  import math
  import _thread
10 import sys
  import time
12 import struct # see https://docs.python.org/3/library/struct.html#
     struct-examples
  DEBUG PRINT=True
  TIME PROBES=False
15
 ###### memory map of xadc ######
 18 C BASEADDRESS=0x43C10000 #
19 SRR= 0x0 # w software reset register
_{20} SR= _{0}x04 \# r status register
21 AOSR= 0x08 # r allarm output status register
_{22} CONVSTR= 0x0C # w Bit [0] = ADC convert start register (3) Bit [1] =
     Enable temperature update logic Bit [17:2] = Wait cycle for
     temperature update
23 SYSMONRR=0x10 # w xadc hard macro reset register
24 GIER=0x5C # rw global interrupt enable register
25 IPISR=0x60 # r toggle on write ip interrupt status register
26 IPIER=0x68 # rw ip interrupt enable register
27 TEMPERATURE=0x200 # The 12-bit Most Significant Bit (MSB) justified
     result of on-device temperature measurement is stored in this
     register
 VCC_INT=0x204 # The 12-bit MSB justified result of on-device V CCINT
     supply monitor measurement is stored in this register.
 VCC_AUX=0x208 # The 12-bit MSB justified result of on-device V CCAUX
     Data supply monitor measurement is stored in this register
 VP_VN=0x20C \# rw When read: The 12-bit MSB justified result of A/D
     conversion on the dedicated analog input channel (Vp/Vn) is stored
      in this register. When written: Write to this regiter resets
     theXADC hard macro
_{31} VREF_P=0x210 \# r The 12-bit MSB justified result of A/D conversion on
      the reference input V REFP is stored in this register.
32 VREF_N= 0x214 #r The 12-bit MSB justified result of A/D conversion on
      the reference input V REFN is stored in this register.
_{33} VCC_BRAM= 0 \times 218 \ \# \ r The 12-bit MSB justified result of A/D conversion
      on the reference input V BRAM is stored in this register
```

```
34 SUPPLY_A_OFFSET=0x220 # r The calibration coefficient for the supply
       sensor offset of ADC A is stored in this register
_{35}|\mathrm{ADC} A OFFSET= 0\mathrm{x}224 # r The calibration coefficient for the ADC A
      offset calibration is stored in this register.
_{36} ^{\circ} ADC <u>A GAIN ERR</u>=0x228 # r The calibration coefficient for the gain
      error of ADC A is stored in this register.
_{
m 37} DEV_CORE_SUPPLY=0x234 \# r The VCCINT of PSS core supply. Present
      only on Zynq-7000 devices.
38 DEV AUX CORE SUPPLY=0x238 # r The VCCAUX of PSS core supply. Present
      only on Zynq-7000 devices.
39 DEV CORE MEM SUPPLY=0x23C # r The VCCMEM of PSS core supply. Present
      only on Zynq-7000 devices
_{40} # v axux p/n
  V_AUX_0 = 0x240 \text{ \#r} The 12-bit MSB justified result of A/D conversion
      on the auxiliary analog input 0 is stored in this register.
_{42}|V_AUX_1 = 0x244 \#r
43 V_AUX_2=
             0x248 \# r
44 V_AUX_3=
             0x24C \#r
45 V_AUX_4=
             0x250 \#r
46 V_AUX_5=
             0x254 \#r
47 V AUX 6=
             0x258 \#r
48 V_AUX_7=
             0x25C \#r
_{49} V_AUX_8 = 0x260 \#r
50 | V_AUX_9 = 0x264 \#r
51 V_AUX_10= 0x268 #r
52 V AUX 11= 0x26C #r
_{53} V_AUX_12= 0x270 #r
54 V_AUX_13= 0x274 #r
55 V_AUX_14= 0x278 #r
56 V AUX 15= 0x27C #r
57 ## value of 12 bit msb
_{58} MAX TMP= 0 \times 280
_{59} MAX VCC INT= 0x284
60 MAX VCC AUX= 0x288
_{61} MAV_V_BRAM= 0x28C
62 \text{ MIN\_TMP} = 0 \times 290
                    # r
63 MIN_VCC_INT= 0 \times 294
                          # r
64 | MIN_VCC_AUX = 0x298
65 MIN_V_BRAM=0x29C
                        # r
_{66} MAX_VCC_PINT= 0x2A0 \# r
_{67} MAX VCC PAUX= 0x2A4 \# r
_{68} MAX VCC DDRO= 0x2A8 \# r
_{69} MIN_VCC_PINT= 0 \times 2b0 \# r
70 MIN_VCC_PAUX= 0x2b4 # r
71 MIN VCC DDRO= 0x2b8 # r
_{72} SUPPLY_B_OFFSET= 0x2C0 \# r The calibration coefficient for the supply
        sensor offset of ADC A is stored in this register
_{73}|\mathrm{ADC\_B\_OFFSET}=~0\mathrm{x}2\mathrm{C}4~\# r The calibration coefficient for the ADC A
```

offset calibration is stored in this register.

- ADC\_B\_GAIN\_ERR= 0x2C8 # r The calibration coefficient for the gain error of ADC A is stored in this register.
- FLAGS=0x2FC # The 16-bit register gives general status information of ALARM, Over Temperature (OT), Disable XADC information. Whether the XADC is using the internal reference voltage or external reference voltage is also p
- 76 CONF\_REG\_0=0x300 # rw
- 77 CONF\_REG\_1=0x304 # rw
- 78 CONF REG 2=0x308 # rw
- 79 SEQ\_REG\_0= 0x320 # r/w add channel selection
- 80 SEQ REG 1= 0x324 # r/w add channel selection
- 81 SEQ\_REG\_2= 0x328 # r/w adc channel average enable
- $_{82}$  SEQ\_REG\_3= 0x32C # r/w adc channel average enable
- 83 SEQ\_REG\_4= 0x330 # r/w adc channel analog input mode
- 84 SEQ\_REG\_5= 0x334 # r/w adc channel analog input mode
- 85 SEQ\_REG\_6= 0x338 # r/w adc channel acquistion
- 86 SEQ\_REG\_7= 0x33C # r/w adc channel acquistion
- ALLARM\_THRESHOLD\_0= 0x340 #rw The 12bit MSB justified alarm threshold register 0 Temperature Upper
- 88 ALLARM\_THRESHOLD\_1= 0x344 #rw he 12bit MSB justified alarm threshold register 1 V CCINT Upper
- ALLARM\_THRESHOLD\_2= 0x348 #rw The 12bit MSB justified alarm threshold register 2 V CCAUX Upper
- ALLARM\_THRESHOLD\_3= 0x34C #rw the 12 bit MSB justified alarm threshold register 3 T Upper
- ALLARM\_THRESHOLD\_4= 0x350 #rw the 12bit MSB justified alarm threshold register 4 Temperature Lower
- ALLARM\_THRESHOLD\_5= 0x354 #rw the 12bit MSB justified alarm threshold register 5 V CCINT Lower
- ALLARM\_THRESHOLD\_6= 0x358 #rw The 12bit MSB justified alarm threshold register 6 V CCAUX Lower
- ALLARM\_THRESHOLD\_7= 0x35C # rw The 12bit MSB justified alarm threshold register 7 OT Lower
- ALLARM\_THRESHOLD\_8=  $0 \times 360~\#$  rw The 12bit MSB justified alarm threshold register 8 VBRAM Upper
- ALLARM\_THRESHOLD\_9= 0x364 # rw The 12bit MSB justified alarm threshold register 9 V CCPint Upper This register is only on Zynq -7000 devices.
- ALLARM\_THRESHOLD\_10= 0x368 # rw The 12 bit MSB justified alarm threshold register 10 V CCPaux Upper This register is only on  $Zynq-7000 \ devices$
- ALLARM\_THRESHOLD\_11= 0x36C # rw The 12 bit MSB justified alarm threshold register 11 CCDDRO Upper This register is only on Zynq -7000 devic
- ALLARM\_THRESHOLD\_12= 0x370 # rw he 12 bit MSB justified alarm threshold register 12 VBRAM Lower
- ALLARM\_THRESHOLD\_13= 0x374 # rw The 12Bit MSB justified alarm threshold register 13 V CCPint Lower This register is only on Zynq -7000 devices

```
101 ALLARM_THRESHOLD_14= 0x378 # rw The 12 bit MSB justified alarm
     threshold register 14 V CCPaux Lower This register is only on Zyng
      -7000 devices
ALLARM_THRESHOLD_15= 0x37C \# rw he 12bit MSB justified alarm
     threshold register 15 v CCDDRO Lower This register is only on Zynq
      -7000 devices
  106 BASE ADDRESS ACCELERATOR=0x43C00000
107 ADDRESS RANGE ACCELERATOR=0x10000
108 # address reg offset
_{109} CTRL =0 \times 0000
110 | STATUS = 0x0004
_{111} IARG_RQT_EN =0 \times 0010
112 OARG_RQT_EN =0 \times 0014
113 CMD =0x0028
114 OARG_LENGTH_MODE =0x003C
115 ISCALAR FIFO RST =0x0040
OSCALAR_FIFO_RST =0x0044
ISCALAR_RQT_EN =0x0048
118 OSCALAR RQT EN =0x004C
119 ISCALARO_DATA =0x0080
120 ISCALAR1_DATA =0x0084
_{121} ISCALAR2_DATA =0x0088
122 ISCALAR3 DATA =0x008C
123 ISCALAR4 DATA =0 \times 0090
  ISCALAR5\_DATA = 0x0094
  ISCALAR6\_DATA = 0x0098
  ISCALAR7 DATA =0x009C
  ISCALAR8 DATA =0x00A0
128 ISCALAR9 DATA =0x00A4
129 ISCALAR10 DATA=0x00A8
130 ISCALAR11 DATA =0x00AC
_{131} ISCALAR12 DATA =0x00B0
_{132} ISCALAR13_DATA =0x00B4
_{133} ISCALAR14_DATA =0x00B8
_{134} ISCALAR15_DATA =0x00BC
OSCALARO_DATA = 0x00C0
136 OSCALAR1_DATA =0x00C4
OSCALAR2 DATA = 0x00C8
138 OSCALAR3 DATA =0x00CC
OSCALAR4_DATA = 0x00D0
140 OSCALAR5 DATA =0x00D4
141 OSCALAR6 DATA =0x00D8
_{142} OSCALAR7_DATA = 0 \times 00DC
143 IARG0_STATUS =0x0100
144 IARG1_STATUS =0 \times 0104
145 IARG2 STATUS =0 \times 0108
```

```
146 IARG3_STATUS =0x010C
147 IARG4 STATUS =0x0110
148 IARG5 STATUS =0x0114
149 IARG6_STATUS =0x0118
150 IARG7_STATUS =0x011C
151 OARGO_STATUS =0x0140
152 OARG1 STATUS =0x0144
153 OARG2_STATUS =0x0148
154 OARG3 STATUS =0x014C
155 OARG4 STATUS =0x0150
OARG5 STATUS = 0x0154
  |OARG6 STATUS = 0x0158|
157
  OARG7 STATUS =0x015C
  ISCALARO STATUS =0x0180
  ISCALAR1_STATUS =0x0184
  ISCALAR2\_STATUS = 0x0188
162 ISCALAR3_STATUS =0x018C
163 ISCALAR4_STATUS =0x0190
164 ISCALAR5 STATUS =0x0194
165 ISCALAR6 STATUS =0x0198
166 ISCALAR7_STATUS =0x019C
167 ISCALAR8 STATUS =0x01A0
168 ISCALAR9 STATUS =0x01A4
169 ISCALAR10_STATUS =0x01A8
170 ISCALAR11_STATUS =0x01AC
_{171} ISCALAR12 STATUS =0x01B0
  ISCALAR13 STATUS =0x01B4
172
  ISCALAR14\_STATUS = 0x01B8
  ISCALAR15_STATUS =0x01BC
  OSCALARO STATUS =0x01C0
  OSCALAR1 STATUS = 0x01C4
  |OSCALAR2| STATUS =0x01C8
  |OSCALAR3| STATUS =0x01CC
  OSCALAR4 STATUS = 0x01D0
180 OSCALAR5 STATUS =0x01D4
OSCALAR6_STATUS =0x01D8
182 OSCALAR7_STATUS =0x01DC
183 OSCALAR8_STATUS =0x01E0
184 OSCALAR9_STATUS =0x01E4
185 OSCALAR10_STATUS =0x01E8
  OSCALAR11 STATUS =0x01EC
  OSCALAR12 STATUS =0x01F0
187
  OSCALAR13\_STATUS = 0x01F4
  OSCALAR14 STATUS =0x01F8
  OSCALAR15 STATUS =0x01FC
  OARGO LENGTH =0x0200
191
  OARG1\_LENGTH = 0x0204
  OARG2 LENGTH =0x0208
194 OARG3 LENGTH =0x020C
```

```
195 OARG4 LENGTH =0x0210
 OARG5 LENGTH =0 \times 0214
197 OARG6 LENGTH =0x0218
198 OARG7 LENGTH =0x021C
199 OARGO_TDEST =0 \times 0.240
200 OARG1_TDEST =0x0244
OARG2\_TDEST = 0x0248
OARG3\_TDEST = 0x024C
OARG4 TDEST =0 \times 0.250
204 OARG5 TDEST =0 \times 0.254
205 OARG6 TDEST =0x0258
 OARG7 TDEST =0x025C
  CSR DEFINITIONS
                                   208
                 MEMORY MAP
bitwidth 8
                                   ###########
210 ###############
                 213 ARITHMETIC_PRECISION=0
214 FP MODE=1
215 BATCH_SIZE=2 # aka active rows
216 TRANSPARENT DELAY REGISTER=3
217 DEBUG=4
218 TEST_OPTIONS=5
219 ACTIVATE CHAIN=0x1
220 | INT8 = 0x1
221 INT16=0X3
222 INT32=0x7
223 INT64=0xF
224 # precision of fp computation is tuned using the
225 # integer precision
226 ACTIVE FP=1
227 ACTIVE BFP=0x03
228 ROUNDING=0x00
229 NO FP=0x00
230 SIGNED=0x1
 NO_SIGNED=0x0
232 WMEM_STARTING_ADDRESS=0 #32 MSB
233
235
236 CMD UPDATE IN ARG=0x0
237 CMD_UPDATE_OUT_ARG=0x1
238 CMD EXECUTE STEP=0x2
 CMD EXECUTE CONTINOUS=0x4
 CMD_STOP_EXECUTE_CONTINOUS=0x5
240
 BASE_ADDRESS_INTC=0x40800000
243 ADDRESS RANGE INTC=0x10000
```

```
244 BASE ADDRESS DMA INFIFO=0x40400000
245 ADDRESS_RANGE_DMA_INFIFO=0x10000
246 BASE ADDRESS DMA WM=0x40410000
247 ADDRESS_RANGE_DMA_WM=0x10000
248 accelerator=None
  infifo_buffer_transfer=None
250 output_fifo_buffer=None
251 weight_buffer=None
252 csr_buffer=None
253 overlay=None
254 driver csr=None
255 driver_wm=None
  driver_fifo_in=None
  driver fifo out=None
258
259 ### DESIGN DEPENDENT DEFINITION #####
261 WMEM_SIZE=16384 # 1 Mbytes
262 CSRMEM_SIZE=1024
263 INFIFO_SIZE=2048 #1 Kbytes
264 OUTFIFO_SIZE=2048 #1 Kbytes
265 ROWS=0
266 COLUMNS=0
267 DATAWIDTH=64
268 BUFFER_DEPTH=2
269 output size=0
270 input_size=0
  {\tt tot\_size\_weight}{=}0
271
  tot_size_input=0
272
273 tot_size_output=0
274 curr_data_precision=INT8
275 curr_bitwidth_data_computation=8
276 PACK_TYPE="b" # default is 1 byte signed for integer lower case ->
      signed upper case-> unsigned
277 DTYPE NP=np.uint8
278 FP=False
279 BFP=False
280 size_tot=0
_{281} num_weight=0
global_iteration=1 ## at least one execution of the tensor
      accelerator
global_iteration_shift_wm = []
  weight_tensors = []
  input_tensors = []
286 output_tensors = []
output_tensors_p = []
288 weight_buffer_multiple=[]
289 index_wm=0
290 class Tensor:
```

```
def \__init\__(self, data, tot\_dim, size\_1):
291
      self.tot_dim=tot_dim
      self.data=data
293
      self.size_l=size_l
294
295
  filter_height=0
  filter_width=0
296
  297
  ##### time probes #####
298
  avg hw execution=0.0
  n execution=0
301
  avg_hw_execution_internal=0.00
302
  n execution internal=0
  304
  ###### XADC #########
305
  xadc_mon=None
  ##### Retrieve and display power consumption #####
  ##### Supply sensor: Vccint, Vccaux, Vccbram
                                            ####
           Vccpint, Vccpaux, Vcc0ddr
  ######
                                           #####
  ##### Nominal values of resistances and Vcc ######
  # from vivado report power
315 # [V]
  vcc_pl_int_nom=1.00
316
  vcc_pl_aux_nom=1.80
317
  vcc_pl_bram_nom = 1.00
318
  vcc_ps_int_nom=1.80
319
  vcc_ps_aux_nom=1.80
320
  vcc ddr nom = 1.50
321
  # equivalent series resitstances of capacitor -> worst case
  \# [omh]
  r\_pl\_int\!=\!225
324
  r_pl_aux=300
  r\_pl\_bram{=}225
  r_ps_int=225
328 r_ps_aux=400
r_{ddr} = 0.005
330 n_sample=1
331 ps power=0
  pl_power=0
332
  mem_power=0
333
  ps_power_max=sys.float_info.min
  pl_power_max=sys.float_info.min
335
  mem_power_max=sys.float_info.min
336
  ps_power_min=sys.float_info.max
  pl_power_min=sys.float_info.max
mem_power_min=sys.float_info.max
```

```
340 tmp_max=sys.float_info.min
   tmp_min=sys.float_info.max
   tmp avg = 0.00
342
343
   def sample_power( threadName, delay):
344
345
     global ps_power
     global pl_power
346
     global mem_power
347
     global n sample
348
     global xadc mon
349
     global vcc ps aux nom
350
     global ps_power_max
351
     global pl_power_max
352
     global mem power max
353
     global ps_power_min
354
     global pl_power_min
355
     global mem_power_min
     global tmp_max
357
     global tmp_min
358
     global tmp_avg
359
     while True:
       time. sleep (0.8/1000)
361
       vcc_pl_int=( xadc_mon.read(VCC_INT) & 0x0000FFF0) >> 4
369
       vcc\_pl\_int = (vcc\_pl\_int * vcc\_ps\_aux\_nom) / 4096
363
       vcc_pl_aux=( xadc_mon.read(VCC_AUX) & 0x0000FFF0) >> 4
364
       vcc_pl_aux= (vcc_pl_aux* vcc_ps_aux_nom) / 4096
365
       vcc_pl_bram= ( xadc_mon.read(VCC_BRAM) & 0x0000FFF0) >> 4
366
       vcc_pl_bram= (vcc_pl_bram* vcc_ps_aux_nom) / 4096
367
       vcc_ps_int= ( xadc_mon.read(DEV_CORE_SUPPLY) & 0x0000FFF0) >> 4
368
       vcc_ps_int= (vcc_ps_int* vcc_ps_aux_nom) / 4096
369
       vcc ps aux=( xadc mon.read(DEV AUX CORE SUPPLY) & 0x0000FFF0) >>
370
      4
       vcc_ps_aux= (vcc_ps_aux* vcc_ps_aux_nom) / 4096
371
       vcc ddr= ( xadc mon.read(DEV CORE MEM SUPPLY) & 0x0000FFF0) >> 4
372
       vcc_ddr= (vcc_ddr* 3) / 4096
373
374
       n_sample += 1
       ps_power_i=((vcc_ps_int_nom-vcc_ps_int)/r_ps_int)*vcc_ps_int_nom
      + ((vcc_ps_aux_nom-vcc_ps_aux)/r_ps_aux)*vcc_ps_aux_nom
       pl\_power\_i = ((vcc\_pl\_int\_nom - vcc\_pl\_int) / r\_pl\_int) * vcc\_pl\_int\_nom
376
       + ((vcc_pl_aux_nom-vcc_pl_aux)/r_pl_aux)*vcc_pl_aux_nom + ((
      vcc_pl_bram_nom-vcc_pl_bram)/r_pl_bram)*vcc_pl_bram_nom
       mem_power_i=((vcc_ddr-vcc_ddr_nom)/r_ddr)*vcc_ddr
377
       ## update max
378
       if pl_power_i > pl_power_max:
         pl_power_max=pl_power_i
380
       if ps_power_i > ps_power_max:
381
382
         ps_power_max=ps_power_i
       if mem_power_i > mem_power_max:
         mem\_power\_max=mem\_power\_i
384
```

```
#update min
385
       if pl_power_i < pl_power_min:</pre>
        pl_power_min=pl_power_i
387
       if ps_power_i < ps_power_min:</pre>
388
        ps_power_min=ps_power_i
       if mem_power_i < mem_power_min:
390
        mem_power_min=mem_power_i
391
      ## update values for the averages
392
      ps_power+=ps_power_i
393
      pl power+=pl power i
394
      mem\_power+=mem\_power\_i
395
      # temperature
396
      tmp=( xadc_mon.read(TEMPERATURE) & 0x0000FFF0) >> 4
397
      tmp = (tmp* 503.975)/4096 - 273.15
398
      ## update max
399
       if tmp > tmp_max:
400
401
        tmp_max=tmp
      ## update min
402
       if tmp < tmp_min:</pre>
403
        tmp_min=tmp
404
      tmp_avg+=tmp
406
  407
  ╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫
  Offi.def extern()
410
  def load_overlay():
411
    global accelerator
412
    global overlay
413
    global xadc mon
414
    global ROWS
415
    global COLUMNS
416
    global
              ps power
417
    global pl_power
418
    global mem_power
419
    global ps_power_max
420
421
    global pl_power_max
    global mem_power_max
422
    global ps_power_min
423
    global pl_power_min
424
    global mem power min
425
    global tmp max
426
    global tmp_min
427
    global tmp_avg
428
    ## modify this part for choosing a different overlay and recompile
429
      the library
    f_clk="30mhz"
430
431
    datawidth="only_integer8"
432
    mxu size="mxu 8x8"
```

```
ROWS=8
433
    COLUMNS=8
434
     print("Hardware design space points", f_clk, " ", " ", mxu_size,
435
       datawidth)
     overlay = Overlay("/home/xilinx/dtpu_configurations/"+datawidth+"/"
436
      +f_clk+"/" + mxu_size+"/pynqz2.bit") # tcl is also parsed
     overlay.download() # Explicitly download bitstream to PL
437
     if overlay.is_loaded():
438
     # Checks if a bitstream is loaded
439
      if DEBUG PRINT: print("[DEBUG-PYTHON] ----overlay is loaded --
440
      ")
     else:
441
       if _DEBUG_PRINT: print("[DEBUG-PYTHON] ---- overlay is not
      loaded —— ")
       exit(-1)
443
444
     if overlay monitor is not None:
       xadc_mon=overlay.monitor.xadc_wiz_0_0
       xadc_mon.write(SRR,0x0000000A) # reset
446
     else:
447
       print("ERROR NO XADC")
448
     if overlay.dtpu is not None:
       accelerator=overlay.dtpu.axis_accelerator_ada
450
451
       print("ERROR NO ACCELERATOR")
452
       \operatorname{exit}(-1)
453
     overlay.reset()
454
    # clean power variable
455
     n_sample=1
456
     ps_power=0
457
     pl_power=0
458
     mem\_power=0
459
     ps_power_max=sys.float_info.min
460
     pl power max=sys.float info.min
461
     mem\_power\_max\!\!=\!\!sys.float\_info.\underline{min}
462
     ps\_power\_min=sys.float\_info.max
463
     pl_power_min=sys.float_info.max
465
     mem_power_min=sys.float_info.max
     tmp_{max=sys}.float_{info.min}
466
     tmp\_min=sys.float\_info.max
467
     tmp_avg=0.00
468
469
470
   @ffi.def_extern()
471
  def Init_p(tot_tensors,input_tens_size,output_tens_size):
472
     global accelerator
473
     global overlay
474
     global size_tot
475
     global input_size
477
     global output_size
```

```
global avg_hw_execution
     global n_execution
     global avg_hw_execution_internal
480
     global n_execution_internal
481
     global tmp_avg
     if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- Init p function ---")
483
    ## soft reset and accelerator configuration
484
     accelerator.write(CTRL,0x0000001)
485
     accelerator.write(CTRL,0x0000000)
486
     accelerator.write(IARG RQT EN,0x000000007) ## all data avialable
487
      csr, weights and data
     accelerator.write(OARG LENGTH MODE,0x00000001) # software mode
488
     accelerator.write(OARGO_LENGTH,OUTFIFO_SIZE) # size outfifo
     accelerator.write(ISCALAR_RQT_EN,0) # NO input SCALAR
490
     \verb|accelerator.write| (O\!S\!C\!A\!L\!A\!R\_R\!Q\!T\_E\!N,0\,) \ \# \ \verb|no| \ \verb|output| \ scalar
491
     accelerator.write(OARGO_TDEST,0) # only one output
492
     size\_tot=tot\_tensors
493
     if _DEBUG_PRINT: print(" [DEBUG-PYTHON]--- total tensors", size_tot, "
494
       __")
     input_size=input_tens_size
495
     if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- int tensors",input_size,"
         -")
     output_size=output_tens_size
497
     if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- out tensors",
498
      output_tens_size, "----")
     n execution=0
499
     avg_hw_execution=0.00
500
     avg_hw_execution_internal=0.00
501
     n_execution_internal=0
     tmp avg = 0.00
     return True
504
505
506
   @ffi.def extern()
507
  def SelectDataTypeComputation_p(data_type):
508
     global curr_data_precision
     global curr_bitwidth_data_computation
     global PACK_TYPE
511
     global FP
512
     global BFP
     global DTYPE NP
514
     if DEBUG PRINT: print("[DEBUG - PYTHON] ----
      SelectDataTypeComputation DTPU class ——")
     if data_type!=0:
       #case switch
       if ((data_type)&0x00000f)==INT8:
518
         curr\_data\_precision = INT8
         curr\_bitwidth\_data\_computation{=}8
520
         if (data\_type\&0x00100)=SIGNED:
521
```

```
PACK TYPE="b"
           DTYPE_NP=np.int8
         else:
524
           PACK TYPE="B"
           DTYPE_NP=np.uint8
       elif ((data_type)\&0x00000f) = INT16:
527
         curr\_data\_precision = INT16
528
         curr\_bitwidth\_data\_computation{=}16
         if (data\_type\&0x00100)=SIGNED:
530
           PACK TYPE="h"
531
           DTYPE NP=np.int16
532
         else:
           PACK TYPE="H"
           DTYPE NP=np.uint16
       elif ((data_type)&0x00000f)==INT32:
536
537
         curr_data_precision=INT32
         curr_bitwidth_data_computation=32
538
         if (data\_type\&0x00100)=SIGNED:
539
           PACK TYPE="i"
540
           DTYPE_NP=np.int32
541
         else:
           PACK TYPE="I"
543
           DTYPE_NP=np.uint32
544
       elif ((data_type)&0x00000f)==INT64:
545
         curr_data_precision=INT64
546
         curr bitwidth data computation=64
547
         if (data_type\&0x00100) = SIGNED:
548
           PACK_TYPE="q"
549
           DTYPE_NP=np.int64
         else:
           PACK TYPE="Q"
           DTYPE NP=np.uint64
553
554
         print ("ERROR PYTHON! Setting the Data type of computation")
        floating point check
556
       if ((data\_type \& 0x000060)>> 5) = ACTIVE FP:
         FP=True
558
         BFP=False
         PACK_TYPE=" f "
560
         DTYPE\_NP=np.float32
561
       elif ((data type & 0 \times 000060)>> 5)== ACTIVE BFP:
562
         FP=True
563
         BFP=True
564
         PACK TYPE="e"
         566
      representation
       else:
567
         FP=False
569
         BFP=False
```

```
else:
       curr_data_precision=INT8
       curr\_bitwidth\_data\_computation{=}8
572
       FP=False
       BFP=False
575
     if _DEBUG_PRINT:
       print (" [DEBUG-PYTHON] ---- precision default 8 bit signed --
576
       print("[DEBUG-PYTHON]---- Signed : ",PACK_TYPE.islower(), "type: ",
      curr_data_precision, " -> ", curr_bitwidth_data_computation, "
         ____")
     return True
578
   @ffi.def_extern()
   def push_input_tensor_to_heap( tensor, size, dim_size):
581
     global input_tensors
582
583
     global tot_size_input
     #push the tensor to the heap for handling their transfefr in the
      Prepare_p
     tot\_size=1
585
     if not(FP) or not(BPF):
586
       if PACK_TYPE.islower(): # signed
          if curr_data_precision=INT8:
588
            tensor_i=ffi.cast("int8_t *", tensor)
589
          elif curr_data_precision=INT16:
590
            tensor_i=ffi.cast("int16_t *", tensor)
          elif curr_data_precision=INT32:
592
            tensor_i=ffi.cast("int32_t *", tensor)
593
          \mathtt{else}: \ \# \ \mathtt{int64}
594
            tensor_i=ffi.cast("int64_t *", tensor)
595
       else: #unsigned
596
          if curr_data_precision==INT8:
597
            tensor_i=ffi.cast("uint8_t *", tensor)
598
          elif curr data precision—INT16:
599
            tensor_i=ffi.cast("uint16_t *", tensor)
600
          elif curr_data_precision=INT32:
601
            tensor_i=ffi.cast("uint32_t *", tensor)
          else: # int64
            tensor_i=ffi.cast("uint64_t *", tensor)
604
     else:
       if BFP:
606
         tensor_i=ffi.cast("uint16_t *", tensor)
607
608
          tensor_i=ffi.cast("float *",tensor)
     size_i=ffi.cast("int *", size)
610
     tot_size=1
611
     size_l = 4*[1]
612
613
     data_p = []
614
     for i in range (dim_size):
       size_l[i] = size[i]
615
```

```
tot_size*=size[i]
616
     tot_size_input+=tot_size
617
     if _DEBUG_PRINT: print(" [DEBUG-PYTHON]---- size of tensor input
618
      tot_size_input, "-----")
     for i in range (tot_size):
       data_p.append(tensor_i[i])
     input_tensors.append(Tensor(data_p,tot_size,size_l))
621
   @ffi.def_extern()
623
   def push output tensor to heap(tensor, size, dim size):
624
     global output tensors
625
     global tot_size_output
626
     global output_tensors_p
627
    #push the tensor to the heap for handling their transfefr in the
628
      Prepare_p
     {\tt tot\_size}{=}1
629
     output_tensors_p.append(tensor)
     if not (FP) or not (BPF):
631
       if PACK_TYPE.islower(): # signed
         if curr_data_precision=INT8:
633
            tensor_i=ffi.cast("int8_t *",tensor)
         elif curr_data_precision=INT16:
           tensor_i=ffi.cast("int16_t *", tensor)
636
         elif curr_data_precision=INT32:
637
            tensor_i=ffi.cast("int32_t *", tensor)
638
         else: # int64
639
            tensor_i=ffi.cast("int64_t *", tensor)
640
       else: #unsigned
641
         if curr_data_precision==INT8:
642
            tensor_i=ffi.cast("uint8_t *", tensor)
643
         elif curr_data_precision=INT16:
644
            tensor_i=ffi.cast("uint16_t *", tensor)
645
          elif curr data precision=INT32:
646
            tensor_i=ffi.cast("uint32_t *", tensor)
         else: # int64
648
            tensor_i=ffi.cast("uint64_t *", tensor)
649
     else:
       if BFP:
         tensor_i=ffi.cast("uint16_t *", tensor)
       else:
653
         tensor i=ffi.cast("float *", tensor)
654
     size i=ffi.cast("int *", size)
     tot_size=1
     size_l = 4*[1]
     data_p = []
658
     for i in range (dim_size):
       size_l[i] = size[i]
660
661
       tot_size*=size[i]
     tot_size_output+=tot_size
662
```

```
if _DEBUG_PRINT: print("[DEBUG-PYTHON]---- size of tensor output "
663
       , tot_size , "-----")
     for i in range (tot_size):
664
       data_p.append(0)
665
     output_tensors.append(Tensor(data_p,tot_size,size_l))
667
   @ffi.def_extern()
668
   def push_weight_to_heap(tensor, size, dim_size):
669
     global weight_tensors
670
     global tot size weight
671
     #push the tensor to the heap for handling their transfefr in the
672
      Prepare_p
     tot\_size=1
     if not (FP) or not (BPF):
674
       if PACK_TYPE.islower(): # signed
675
          if curr_data_precision==INT8:
676
            tensor_i=ffi.cast("int8_t *", tensor)
          elif curr_data_precision=INT16:
678
            tensor_i=ffi.cast("int16_t *", tensor)
679
          elif curr_data_precision=INT32:
            tensor_i=ffi.cast("int32_t *", tensor)
          \verb|else: \# int 64|
            tensor_i=ffi.cast("int64_t *", tensor)
683
       else: #unsigned
684
          if curr_data_precision=INT8:
685
            tensor_i=ffi.cast("uint8_t *", tensor)
686
          elif curr_data_precision=INT16:
687
            tensor_i=ffi.cast("uint16_t *", tensor)
          elif curr_data_precision=INT32:
689
            tensor_i=ffi.cast("uint32_t *", tensor)
690
          else: # int64
            tensor_i=ffi.cast("uint64_t *", tensor)
692
     else:
693
       if BFP:
694
          tensor_i=ffi.cast("uint16_t *", tensor)
695
       else:
         tensor_i=ffi.cast("float *", tensor)
     size_i=ffi.cast("int *", size)
698
     tot\_size=1
     size_l = 4*[1]
700
     data p = []
701
     for i in range (dim_size):
702
       size_l[i] = size[i]
703
       tot_size*=size[i]
704
     tot_size_weight+=tot_size
705
      if \ \_DEBUG\_PRINT: \ print ("[DEBUG\_PYTHON]----- \ size \ of \ tensor \ weight " \\
706
       , tot_size_weight , "-----")
     for i in range (tot_size):
       data_p.append(tensor_i[i])
708
```

```
weight_tensors.append(Tensor(data_p,tot_size,size_1))
  @ffi.def extern()
711
  def Prepare_p (weight_num):
712
    global output_fifo_buffer
713
    global infifo_buffer_transfer
714
    global weight_buffer
715
    global csr_buffer
716
    global overlay
717
    global driver_wm
718
    global driver csr
719
    global driver_fifo_in
720
    global driver_fifo_out
721
    global num weight
722
    global global_iteration
723
    {\tt global\_iteration\_shift\_wm}
724
    global curr_data_precision
    global weight_tensors
726
    global filter_height
727
    global filter_width
728
    global weight_buffer_multiple
    global index wm
730
    if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- Prepare p of DTPU
731
     class ——")
    if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- in size",input_size,"
732
     output size , output size , ---")
    if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- weight size",
733
     weight_num , " ----")
    #allocate buffers for data transfer
734
    num weight=weight num
735
    filter_height=num_weight * [0]
736
    filter width=num weight * [0]
737
    ## symmetric input/output fifo
738
    output fifo buffer=allocate(shape=(INFIFO SIZE,),dtype='u8')
739
    weight_buffer=allocate(shape=(WMEM_SIZE,),dtype='u8')
740
    csr_buffer=allocate(shape=(CSRMEM_SIZE,),dtype='u8')
741
    infifo_buffer_transfer=allocate(shape=(INFIFO_SIZE,),dtype='u8')
742
    driver_wm=overlay.axi_dma_weight_mem
743
    {\tt driver\_csr=overlay.axi\_dma\_csr\_mem}
744
    driver_fifo_in=overlay.axi_dma_infifo
745
    driver fifo out=overlay.axi dma outfifo
746
747
     ##########
749
```

```
if _DEBUG_PRINT:
750
       print("[DEBUG - PYTHON] ---- Prepare p of DTPU class ",num_weight
751
      , weight to transfer ——")
       for i in range (num_weight):
759
         tmp=weight_tensors[i]
         print("[DEBUG-PYTHON] ---- weight ",i,"----")
print("[DEBUG-PYTHON] ---- size ",*tmp.size_l,"----")
754
755
         for j in range(tmp.tot_dim):
756
           print(tmp.data[j],end=" ")
757
       print("",end="\n")
758
     index wm=0# it eats the first data ?
759
     shift=int (64/curr_bitwidth_data_computation)
760
     iter=int(tot_size_weight/(WMEM_SIZE*(64/
      curr bitwidth data computation))) # if it fits in the accelerator
      memory
    # always 4D tensors
762
    # assumptio is that the filter sizes always fit the accelerator
763
     if False:
764
       weight_buffer_multiple=1
765
       for w_ind in range(1): # pack only the weight for deep wise
766
      convolution
         tmp=np.array(weight tensors[w ind].data, dtype=DTYPE NP)
         tmp=tmp.reshape(*weight_tensors[w_ind].size_l)
768
         filter_height [w_ind], filter_width [w_ind]=tmp.shape [1:3]
769
         for i in range (len (tmp)):
770
           for 1 in range (weight_tensors [w_ind].size_1[3]):
771
             global_iteration_shift_wm.append(index_wm)
772
              for j in range(len(tmp[i])):
                  # boundary check
774
                  shift=int(64/curr_bitwidth_data_computation)
775
                  if shift > len(tmp[i]):
776
                    shift=len(tmp[i])
                  weight buffer [index wm]=np.uint64(int.from bytes(tmp[i
778
      , j, 0: shift, l], byteorder="little", signed=False))
                  index_wm+=1
             for j in range (ROWS-len (tmp[i])):
781
                weight_buffer[index_wm]=0
                index_wm+=1 # padding with zeros
782
     else:
783
       #print("it requires multiple iterations for the weight matrix") #
       multiple iteration on total weight 1MB should be enou-gh
       weight buffer multiple = []*np.uint64(0)
785
       for w_ind in range(1): # pack only the weight for deep wise
786
      convolution
         tmp=np.array(weight tensors[w ind].data, dtype=DTYPE NP)
787
         tmp=tmp.reshape(*weight_tensors[w_ind].size_1)
788
         filter_height [w_ind], filter_width [w_ind]=tmp.shape [1:3]
789
         for i in range(len(tmp)):
           for 1 in range (weight_tensors [w_ind].size_1[3]):
791
```

```
global_iteration_shift_wm.append(index_wm)
792
             for j in range (len (tmp[i])):
                 # boundary check
794
                 shift=int (64/curr_bitwidth_data_computation)
795
                 if shift > len(tmp[i]):
                    shift=len(tmp[i])
797
                 weight_buffer_multiple.append(np.uint64(int.from_bytes(
798
       tmp[i,j,0:shift,l],byteorder="little",signed=False)))
                 {\rm index\_wm} +\!\!=\!\! 1
             for j in range (ROWS-len (tmp[i])):
800
               weight buffer [index wm]=0
801
               index_wm+=1 # padding with zeros
802
     if _DEBUG_PRINT:
803
       for i in range (10):
804
         print(hex(weight_buffer[i]))
805
    806
    ###### transferring data #######
    808
    weight_buffer.flush()
809
    return True
810
   @ffi.def extern()
812
  def Invoke_p(only_conv2d,input_shift):
813
     global infifo_buffer_transfer
814
     global driver_csr
815
     global driver wm
816
    global driver_fifo_in
817
     global driver_fifo_out
818
     global csr_buffer
819
     global weight_buffer
820
     global output_fifo_buffer
821
     global accelerator
     global global iteration
823
     global global_iteration_shift_wm
824
     global curr_data_precision
825
     global input_tensors
826
     global output_tensors
827
     global filter_width
828
     global filter_height
829
     global tot_size_output
830
     global tot size input
831
    global output_tensors_p
832
    global avg_hw_execution
833
     global n execution
834
     global avg_hw_execution_internal
835
     global n_execution_internal
836
     global weight_buffer_multiple
837
```

```
838
     ######################## populate buffers pack depending on the precision
     ###########
840
     tmp = []
841
    if _DEBUG_PRINT:
842
      print("[DEBUG - PYTHON] --- Invoke p of DTPU class", input size-
843
      num_weight, "input tensors to transfer ----")
      for i in range ( input_size-num_weight):
        tmp=input_tensors[i]
845
        print("[DEBUG-PYTHON] ---- input tensor ",i,"----")
print("[DEBUG-PYTHON] ---- size ",*tmp.size_l,"----")
846
847
         for j in range(tmp.tot_dim):
           print(tmp.data[j],end=" ")
849
    index=0
850
    shift=int(64/curr_bitwidth_data_computation)
851
    # check if it fits the inputs
    # always 4D tensors
853
    # assumptio is that the filter sizes always fit the accelerator
854
    #then compact
855
    ## split the input shape into submatrices equalt to filter sizes
856
    applyed weight=0
857
    #over allocate input_fifo_buffer
858
    input\_fifo\_buffer = []*np.uint64(0)
859
    for w_ind in range(len(input_tensors)):
860
      tmp=np.array(input_tensors[w_ind].data, dtype=DTYPE NP)
861
      tmp=tmp.reshape(*input_tensors[w_ind].size_l)
862
      for batch in range (len (tmp)):
         for channel in range (tmp. shape [-1]):
864
          tmp_s=tmp[batch,:,:,channel]
865
          #iteration for the whole matrix
           for i in range(len(tmp_s)-filter\_height[applyed\_weight]):
             for j in range(len(tmp_s[i])-filter_width[applyed_weight]):
868
              tmp_ss=tmp_s[i:i+filter_height[applyed_weight],j:j+
869
      filter_width [applyed_weight]]
               for row in range(len(tmp_ss)):
                 shift=int (64/curr bitwidth data computation)
87
                 if shift > len(tmp ss):
872
                   shift=len(tmp\_ss)
                 input_fifo_buffer.append(np.uint64(int.from_bytes(
      tmp_ss[row,0:shift],byteorder="little",signed=False)))
                 index+=1
875
    input_fifo_buffer=np.array(input_fifo_buffer,dtype='u8')
876
    input_fifo_buffer=np.reshape(input_fifo_buffer,newshape=(index,))
     if DEBUG PRINT:
878
```

```
for i in range(10):
879
                 print (hex(input_fifo_buffer[i]))
         #iterate on the output matrix with also multiple weight iteration
881
            and inputs
         ## assumption is that the output tensor is always one!
         ## getting the output matrix structure
883
         \#accelerator.write(CMD, (0 \times 00000000) | (CMD_EXECUTE_CONTINOUS<<16)))
884
         output_matrix=np.array(output_tensors[0].data, dtype=DTYPE_NP)
885
         output matrix=output matrix.reshape(*output tensors[0].size 1)
886
         point wise=np.array(weight tensors[1].data,dtype=DTYPE NP)
887
         888
         889
         if DEBUG PRINT:
891
             print("[DEBUG-PYTHON] -----")
892
          if _TIME_PROBES:
893
             start_time=time.time()
894
          for shift_w in range (math.ceil (len (weight_buffer_multiple)/
895
           WMEM_SIZE)):
             896
             898
             if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- transfering weight
890
            buffer ----")
             weight_buffer [0:len (weight_buffer_multiple [WMEM_SIZE*(shift_w):
900
            WMEM SIZE*(shift w+1)]=weight buffer multiple [WMEM SIZE*(shift w)]
            ):WMEM_SIZE*(shift_w+1)]
             driver_wm.sendchannel.transfer(weight_buffer)
             driver_wm.sendchannel.wait()
902
             for batch_i in range(input_tensors[0].size_1[0]):
903
                 for channel_i in range (input_tensors [0]. size_l[-1]):
904
                     905
                     906
                     907
                     if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- transfering csr
908
            buffer for weight——")
                     csr_buffer[ARITHMETIC_PRECISION]=(global_iteration_shift_wm[
909
            channel\_i] << 32) \quad | \quad ((NO\_FP << 8)) \quad | \quad (ACTIVATE\_CHAIN << 4) \mid \quad (ACTIVATE\_CHAIN << 4) \mid
            curr_data_precision)
                     #csr_buffer.flush()
                     driver csr.sendchannel.transfer(csr buffer)
911
                     #driver csr.sendchannel.wait()
912
                     for infifo_shift in range(math.ceil(input_fifo_buffer.size/
913
            INFIFO SIZE)):
                         914
                         915
                         916
917
                         if TIME PROBES:
                             start time i=time.time()
918
```

```
if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- transfering input
919
       buffer ", infifo_shift, " -----")
            infifo_buffer_transfer [0:input_fifo_buffer [INFIFO_SIZE*(
920
      infifo_shift):INFIFO_SIZE*(infifo_shift+1)].size]=
      input_fifo_buffer[INFIFO_SIZE*(infifo_shift):INFIFO_SIZE*(
      infifo_shift+1)
             driver_fifo_in.sendchannel.transfer(infifo_buffer_transfer)
921
            #driver_fifo_in.sendchannel.wait()
922
            accelerator.write(OARGO LENGTH,OUTFIFO SIZE) # size outfifo
923
            accelerator.write(CMD, (0x0000000 | (CMD EXECUTE STEP<<16)))
924
             accelerator.write(CMD,((CMD UPDATE OUT ARC<<16)|(1)))
92:
            driver\_fifo\_out.recvchannel.transfer (output\_fifo\_buffer)
926
             if _DEBUG_PRINT: print("[DEBUG-PYTHON]---- getting output
927
      data
             driver_fifo_out.recvchannel.wait()
928
             if _TIME_PROBES:
929
              end_time_i=time.time()
              avg_hw_execution_internal+=end_time_i-start_time_i
931
              n_execution_internal+=1
932
             if _DEBUG_PRINT: print(output_fifo_buffer)
933
             accelerator.write(CMD,((CMD\_UPDATE_IN\_ARC<<16)|(4))) #
      update input fifo
935
     ####### unpack the output buffer depending on the precision
936
      #########
            #
937
     ## get values from output fifo buffer and put them into an
938
      array in order to sum all the data
            for i in range (output matrix.shape [1]-1):
939
               for j in range (output_matrix.shape [2]-1):
940
                 tmp_sum=np.zeros(shape=(ROWS, int(64/
94:
      curr_bitwidth_data_computation)),dtype=DTYPE_NP)
                 tmp_data=output_fifo_buffer[channel_i*(ROWS*COLUMNS)+i*
942
     ROWS+j*COLUMNS: channel_i*(ROWS*COLUMNS)+(i+1)*ROWS+(j+1)*COLUMNS]
                tmp\_sum=np.frombuffer(tmp\_data.tobytes(),dtype=DTYPE\_NP
943
      )
                #reshuffle and check if it is worth it
944
                #if tmp data.size >0:
943
                   for row in range(len(tmp_data)):
946
                      if row in tmp data:
                #
94
                       tmp sum [row] = np. from buffer (tmp data [row]. to bytes
948
      (), dtype=DTYPE_NP)#convert(tmp_data[row])
                 output\_matrix\,[\,batch\_i\,,i\,,j\,,channel\_i\,] = np\,.\,multiply\,(
949
      tmp_sum.sum(dtype=DTYPE_NP), point_wise[channel_i], dtype=DTYPE_NP)
```

```
accelerator.write(CMD,((CMD_UPDATE_IN_ARG<<16)|(1))) \# update
950
       csr
        accelerator.write(CMD,((CMD UPDATE OUT ARG<<16)|(1)))
951
      accelerator.write(CMD,((CMD_UPDATE_IN_ARG<<16)|(2))) # update w
952
      memory
    #if _DEBUG_PRINT:
953
    # print("[DEBUG-PYTHON]----- point wise convolution --
954
    if _TIME_PROBES:
955
      end time=time.time()
956
      avg hw execution+=end time-start time
957
      n execution+=1
958
    accelerator.write(STATUS,0x00000003)##clear status
959
    \#accelerator.write(CMD,((CMD\_UPDATE_IN\_ARG<<16)|(1))) \# update csr
    #accelerator.write(CMD, (0x0000000 | (CMD STOP EXECUTE CONTINOUS
961
      <<16)) # stop accelerator
    962
    964
    #for batch_i in range(len(output_matrix)):
    # for i in range(len(output_matrix[batch_i])):
    #
         for j in range (len (output matrix [batch i, i])):
967
    #
           for channel_i in range(len(output_matrix[batch_i,i,j])):
968
             output\_matrix\,[\,batch\_i\,\,,i\,\,,j\,\,,channel\_i\,] = output\_matrix\,[\,batch\_i\,\,
969
      , i , j , channel_i] * weight_tensors[1]. data[channel_i]
    if DEBUG PRINT: print("[DEBUG -PYTHON] ---- accelerator done -
970
    if _DEBUG_PRINT:
971
      print("[DEBUG-PYTHON] ----- final output data to tensorflow
972
      print(output matrix)
973
    # copy the output matrix to tensorflow environment ffi.memmove(dest
974
      , src , nbytets)
     ffi.memmove(ffi.buffer(output_tensors_p[0],output_matrix.nbytes),
975
      output_matrix , output_matrix . nbytes )
    # save the pointer to the output and then substitute the values
      into the point wise convolution
    #clean up input/output
977
    input_tensors = []
978
    output_tensors = []
    tot size input=0
980
    tot size output=0
981
    del input_fifo_buffer
982
    return True
984
  @ffi.def extern()
985
  def ResetHardware_p():
986
    global accelerator
988
    global overlay
```

```
if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- Reset hardware p
989
       function ——")
     overlay.reset()
990
     accelerator.write(CTRL,0x0000001)
991
     accelerator.write(CTRL,0x0000000)
993
     return True
994
   @ffi.def_extern()
995
   def destroy_p():
996
     global infifo buffer transfer
997
     global output fifo buffer
998
     global csr_buffer
999
     global weight_buffer
1000
     global accelerator
1001
     global overlay
1002
1003
     global global_iteration_shift_wm
     global weight_tensors
1004
     global input_tensors
1005
     global output_tensors
1006
     if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- destroying the
1007
       buffers ——")
     infifo_buffer_transfer.freebuffer()
1008
     output_fifo_buffer.freebuffer()
1009
     csr_buffer.freebuffer()
1010
     weight_buffer.freebuffer()
1011
     del accelerator
1012
1013
     del overlay
     del global_iteration_shift_wm
1014
     del weight_tensors
     del input tensors
     del output tensors
1017
1018
     return True
   @ffi.def extern()
1020
   def CopyFromBufferHandle_p():
     if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- the from delegate
       and buffers ——")
     return True
1024
   @ffi.def_extern()
   def CopyToBufferHandle p():
     if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- copying to
                                                                     the
       delegate and buffers — ")
     return True
   @ffi.def_extern()
1029
   def FreeBufferHandle_p():
1030
     global output_fifo_buffer
     global csr_buffer
1033
     global weight_buffer
```

```
global driver_csr
1034
     global driver_wm
     global driver fifo in
1036
     global driver_fifo_out
     global accelerator
1038
     if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- freeing buffers ----")
     output_fifo_buffer.freebuffer()
1040
     csr_buffer.freebuffer()
     weight buffer.freebuffer()
1042
     del accelerator
1044
     del driver csr
     del driver_wm
1045
     del driver_fifo_in
     del driver fifo out
1047
1049
   @ffi.def_extern()
   {\tt def}\ {\tt start\_power\_consumption} ():
     global xadc_mon
     if _DEBUG_PRINT: print("[DEBUG-PYTHON] ---- start measurement of
      power consumption ———")
     if xadc mon is not None:
         _thread.start_new_thread( sample_power, ("Sampling power", 0.5
      except:
         print("Error: unable to start thread")
1058
     return True
   @ffi.def_extern()
1060
   def print power consumption p():
1061
     global xadc_mon
1062
     global ps_power
1063
     global pl power
1064
     global mem power
1065
     if _DEBUG_PRINT: print("[DEBUG-PYTHON] ---- printing power
1066
      consumption from xadc readings ——")
     ╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫╫
     ### Retrieve and display current temperature ###
1068
     1069
     tmp=( xadc_mon.read(TEMPERATURE) & 0x0000FFF0) >> 4
1070
     tmp = (tmp * 503.975)/4096 - 273.15
1071
     print("Current temperature: ", round(tmp, 3), "C")
1072
     print("Average execution temperature:", round(tmp_avg/n_sample,3),"
1073
     print("Max temperature:", round(tmp_max,3) ," C")
1074
     print("Min temperature:", round(tmp_min,3) ," C")
     # printing power consumption
     tot_power=ps_power+pl_power+mem_power
```

```
print("Average power consumption=", round(tot_power*1000/n_sample
1078
       ,5), " mWatt")
     print("---> Processing System:",round(ps_power*1000/n_sample,5),"
1079
      mWatt")
     print("---
               -> Programmable Logic: ",round(pl_power*1000/n_sample,5),"
1080
       mWatt")
      print("---> Memory: ",round(mem_power*1000/n_sample,3)," mWatt")
1081
     print("Maximum power consumption")
1082
     print ("-> Processing System: ", round (ps power max*1000,5), " mWatt"
1083
     print("--> Programmable Logic: ", round(pl power max*1000,5), " mWatt
1084
     print("---> Memory:",round(mem_power_max*1000,3)," mWatt")
     print("Minimum power consumption")
1086
     print ("---> Processing System: ", round (ps_power_min*1000,5), " mWatt"
1087
      )
     print ("-> Programmable Logic: ", round (pl_power_min*1000,5), " mWatt
1088
     print("---> Memory: ", round(mem_power_min*1000,5), " mWatt")
1089
     return True
1090
   @ffi.def extern()
   def activate_time_probe_p(activate):
     global _TIME_PROBES
1094
      if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- activating time probe in
       python ----")
     if not(_TIME_PROBES) and activate:
1096
        print("Time probes activated")
1097
       _TIME_PROBES=True
1098
1099
   @ffi.def_extern()
1100
   def print_python_time_probes():
     if DEBUG PRINT: print("[DEBUG-PYTHON]---- printing python time
1102
       probes ----")
     print ("Hardware execution time and rebuilding output matrix:",
     avg_hw_execution/n_execution," [s]")
print("Hardware execution time:", avg_hw_execution_internal/
1104
       n_execution_internal, [s]")
     #print("Hardware calls:", n_execution_internal)
1105
     return True
```

## Appendix B

## Top level entity of DTPU core

```
../../dtpu/files/dtpu_core.v
                  : dtpu_core.v
// Created On
                 : 2020-04-22 17:05:56
// Last Modified : 2020-05-20 15:03:03
// Revision
// Author
                 : Angione Francesco
// Company : Chalmers University of Technology, Sweden
    - Politecnico di Torino, Italy
                 : francescoangione8@gmail.com
//
// Description : Cogitantium, the dumb tensor processor
  unit, top level enity of the accelerator
//
//
'timescale 1ns / 1ps
'include "precision_def.vh"
// 'define DUMMY
module dtpu_core
```

```
#(parameter DATA_WIDTH_MAC=64,
      ROWS=3,
22
      COLUMNS=3,
23
      SIZE_WMEMORY=8196,
24
      ADDRESS_SIZE_WMEMORY=32,
25
      ADDRESS_SIZE_CSR=32,
26
      SIZE_CSR=1024,
27
      DATA_WIDTH_CSR=8,
28
      DATA_WIDTH_WMEMORY=64,
      DATA_WIDTH_FIFO_IN=64,
30
      DATA_WIDTH_FIFO_OUT=64,
31
      MAX_BOARD_DSP = 220
32
33
  (
34
35
      input wire clk,
      (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0
     aresetn RST" *)
       (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *)
37
      input wire aresetn,
38
      input wire test_mode,
39
      input wire enable,
40
41
      42
      ///// CSR INTERFACE //////
      44
      (* X_INTERFACE_PARAMETER = "MASTER_TYPE BRAM_CTRL,
45
     MEM_ECC no, MEM_WIDTH 8, MEM_SIZE 1024 " *)
      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
46
      csr_mem_interface EN" *)
      output wire
                           csr_ce,
      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
48
      csr_mem_interface DOUT" *)
      input wire [DATA_WIDTH_CSR-1:0]
                                          csr_dout,
49
      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
      csr mem interface DIN" *)
      output wire [DATA_WIDTH_CSR-1:0]
                                          csr_din,
      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
52
      csr_mem_interface WE" *)
      output wire
                           csr_we,
53
      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
54
      csr_mem_interface ADDR" *)
      output wire [ADDRESS_SIZE_CSR-1:0]
                                             csr_address,
      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
      csr_mem_interface CLK" *)
      output wire
                             csr_clk,
```

```
(* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
      csr_mem_interface RST" *)
      output wire
                        csr_reset,
59
       61
        ///// WEIGHT MEMORY //////
62
        63
        (* X_INTERFACE_PARAMETER = "MASTER_TYPE BRAM_CTRL,
64
     MEM_ECC no,MEM_WIDTH 64,MEM_SIZE 8192 " *)
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
65
     :1.0 weight_mem_interface EN" *)
        output wire wm_ce,
66
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
67
     :1.0 weight_mem_interface DOUT" *)
        input wire [DATA_WIDTH_WMEMORY-1:0]
68
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
69
     :1.0 weight_mem_interface DIN" *)
        output wire [DATA_WIDTH_WMEMORY-1:0]
70
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
71
     :1.0 weight_mem_interface WE" *)
        output wire
                               wm_we,
72
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
     :1.0 weight_mem_interface ADDR" *)
        output wire [ADDRESS_SIZE_WMEMORY-1:0] wm_address,
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
75
     :1.0 weight_mem_interface CLK" *)
                     wm_clk,
        output wire
76
        (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
77
     :1.0 weight_mem_interface RST" *)
        output wire
                            wm_reset,
78
79
       80
        81
        /////// using stream axi
83
        (* X_INTERFACE_INFO = "xilinx.com:interface:
     acc_fifo_read:1.0 input_fifo RD_DATA" *)
        input wire [DATA_WIDTH_FIFO_IN-1:0] infifo_dout,
85
         (* X_INTERFACE_INFO = "xilinx.com:interface:
86
     acc_fifo_read:1.0 input_fifo RD_EN" *)
        output wire infifo_read,
87
          (* X_INTERFACE_INFO = "xilinx.com:interface:
88
     acc_fifo_read:1.0 input_fifo EMPTY_N" *)
        input wire infifo_is_empty,
89
90
```

```
91
        92
        /////// OUTPUT DATA FIFO ////////////
93
        94
        //////// using stream axi
95
        (* X_INTERFACE_INFO = "xilinx.com:interface:
96
     acc_fifo_write:1.0 output_fifo WR_DATA" *)
        output wire [DATA_WIDTH_FIFO_OUT-1:0] outfifo_din,
97
         (* X_INTERFACE_INFO = "xilinx.com:interface:
98
     acc_fifo_write:1.0 output_fifo WR_EN" *)
        output wire outfifo_write,
99
         (* X_INTERFACE_INFO = "xilinx.com:interface:
100
     acc_fifo_write:1.0 output_fifo FULL_N" *)
        input wire outfifo_is_full,
101
102
        103
        /////// CONTROL FROM/TO PS //////////
104
        105
         (* X_INTERFACE_INFO = "xilinx.com:interface:
     acc_handshake_rtl:1.0 control_interface ap_start"
        input wire cs_start,
107
         (* X_INTERFACE_INFO = "xilinx.com:interface:
108
     acc_handshake_rtl:1.0 control_interface ap_ready" *)
        output wire cs_ready,
109
         (* X INTERFACE INFO = "xilinx.com:interface:
110
     acc_handshake_rtl:1.0 control_interface ap_done" *)
        output wire cs_done,
111
         (* X_INTERFACE_INFO = "xilinx.com:interface:
112
     acc_handshake_rtl:1.0 control_interface ap_continue" *)
        input wire cs_continue,
113
         (* X_INTERFACE_INFO = "xilinx.com:interface:
114
     acc_handshake_rtl:1.0 control_interface ap_idle" *)
        output wire cs_idle,
115
116
        // debug state
117
        output wire[3:0]state,
        output wire[3:0]d_out
119
         );
120
      121
122
      ///// ----- Cogitantium ----- /////
123
      //// the dumb tensor processing unit ////
      ///*****
125
      126
127
```

```
wire [COLUMNS*ROWS*DATA_WIDTH_FIFO_OUT-1:0]
128
      weight_to_mxu;
         wire [COLUMNS*DATA_WIDTH_FIFO_IN-1:0]
129
      input_data_to_mxu;
         wire [ROWS*DATA_WIDTH_FIFO_OUT-1:0]
130
      output_data_from_mxu;
         wire enable_deskew_ff_i,enable_enskew_ff_i;
131
         wire ['LOG_ALLOWED_PRECISIONS-1:0] data_precision;
132
         wire enable_i;
133
         wire enable_load_array;
         wire [ROWS * COLUMNS -1:0] read_weight_memory;
135
         wire [COLUMNS:0] enable_load_activation_data;
136
         wire [COLUMNS:0] enable_store_activation_data;
137
         wire enable_cnt;
138
         wire ld_max_cnt;
139
         wire enable_cnt_weight;
140
         wire ld_max_cnt_weight;
141
         wire enable_chain;
142
         wire ld_weight_page_cnt;
143
         wire [1:0]enable_fp_unit;
144
145
         wire [ADDRESS_SIZE_WMEMORY -1:0] start_value_wm;
         wire [$clog2(COLUMNS):0]max_cnt_from_cu;
147
         wire [$clog2(ROWS*COLUMNS):0]max_cnt_weight_from_cu;
148
         wire reset_i;
149
150
         assign d_out=data_precision;
151
152
         assign reset_i=~aresetn;
153
        154
       ///// MATRIX MULTIPLICATION UNIT ///////
155
       156
      mxu_wrapper
157
       #(.M(ROWS), // matrix row -> weights
           .K(COLUMNS), // matrix columnn -> input data
159
           .max_data_width(DATA_WIDTH_MAC),// it must be a
160
      divisor of 64
           .MAX_BOARD_DSP(MAX_BOARD_DSP)
161
           ) engine
162
               .data_type(data_precision),
163
               .reset(reset_i),
164
               .clk(clk),
165
               .enable(enable_i),
166
               .enable_chain(enable_chain),
167
               .enable_fp_unit(enable_fp_unit),
168
```

```
.enable_in_ff(enable_enskew_ff_i),
169
               .enable_out_ff(enable_deskew_ff_i),
170
               .test_mode(test_mode),
171
               .input_data(input_data_to_mxu),
172
               .weight(weight_to_mxu),
173
               .y(output_data_from_mxu)
174
           );
175
176
       177
       178
       179
       control_unit #( .DATA_WIDTH_FIFO_IN(DATA_WIDTH_FIFO_IN),
180
                   .DATA_WIDTH_FIFO_OUT(DATA_WIDTH_FIFO_OUT),
181
                   .DATA_WIDTH_WMEMORY(DATA_WIDTH_WMEMORY),
182
                   .DATA_WIDTH_CSR(DATA_WIDTH_CSR),
183
                   .ROWS (ROWS),
184
                   .COLUMNS (COLUMNS),
185
                   .ADDRESS_SIZE_CSR(ADDRESS_SIZE_CSR),
186
                   . ADDRESS_SIZE_WMEMORY(ADDRESS_SIZE_WMEMORY))
187
       cu(
188
           .clk(clk),
189
           .reset(reset_i),
           .test_mode(test_mode),
191
           .glb_enable(enable),
192
           .enable_mxu(enable_i),
193
           .csr_address(csr_address),
194
           .csr_dout(csr_dout),
195
           .csr_ce(csr_ce),
           .csr_reset(csr_reset),
197
           .csr_we(csr_we),
198
           .wm_ce(wm_ce),
199
           .wm_reset(wm_reset),
200
           .wm_we(wm_we),
201
           .infifo_is_empty(infifo_is_empty),
202
           .infifo_read(infifo_read),
203
           .outfifo_is_full(outfifo_is_full),
204
           .outfifo_write(outfifo_write),
205
           .cs_continue(cs_continue),
206
           .cs_done(cs_done),
207
           .cs_idle(cs_idle),
208
           .cs_ready(cs_ready),
209
           .cs_start(cs_start),
210
           .state_out(state),
211
           .enable_deskew_ff(enable_deskew_ff_i),
212
           .enable_enskew_ff(enable_enskew_ff_i),
213
```

```
.enable_fp_unit(enable_fp_unit),
214
           .enable_chain(enable_chain),
215
           .enable_load_array(enable_load_array),
216
           .data_precision(data_precision),
217
           .read_weight_memory(read_weight_memory),
218
           .enable_load_activation_data(
219
      enable_load_activation_data),
           .enable_store_activation_data(
220
      enable_store_activation_data),
           .enable_cnt(enable_cnt),
221
           .ld_max_cnt(ld_max_cnt),
222
           .enable_cnt_weight(enable_cnt_weight),
223
           .ld_max_cnt_weight(ld_max_cnt_weight),
224
           .ld_weight_page_cnt(ld_weight_page_cnt),
225
           .start_value_wm(start_value_wm),
           .max_cnt_from_cu(max_cnt_from_cu), // it depends on
227
      the current bitwidt [$clog2(COLUMNS):0]
           .max_cnt_weight_from_cu(max_cnt_weight_from_cu) //[
228
      $clog2(ROWS):0]
229
              );
230
231
     232
     /////// LOAD AND STORE ARRAY
                                         /////////
     234
     'ifndef DUMMY
235
236
237
     1s_array
238
     #(
         .ROWS (ROWS),
239
         .COLUMNS (COLUMNS),
240
         .data_in_width(DATA_WIDTH_FIFO_IN),
241
         .data_in_mem(DATA_WIDTH_WMEMORY),
242
         .address_leng_wm(ADDRESS_SIZE_WMEMORY),
243
         .size_wmemory(SIZE_WMEMORY)) ls_array_inst
244
     (
     .clk(clk),
246
     .reset(reset_i),
247
     .enable_load_array(enable_load_array),
248
     .data_precision(data_precision),
249
     .read_weight_memory(read_weight_memory),
250
     .infifo_read(infifo_read),
     .outfifo_write(outfifo_write),
252
     .input_data_from_fifo(infifo_dout), //[data_in_width-1:0]
253
     .data_to_fifo_out(outfifo_din), //[data_in_width-1:0]
```

```
.data_from_weight_memory(wm_dout), //[data_in_mem -1:0]
      .data_from_mxu(output_data_from_mxu), //[data_in_width*
256
      ROWS -1:0]
      .data_to_mxu(input_data_to_mxu), //[data_in_width*COLUMNS
257
      -1:07
      .weight_to_mxu(weight_to_mxu), //[data_in_width*ROWS-1:0]
258
      .wm_address(wm_address), //[address_leng_wm-1:0]
259
      .enable_load_activation_data(enable_load_activation_data),
260
      .enable_store_activation_data(enable_store_activation_data
261
      ),
      .enable_cnt(enable_cnt),
262
      .ld_max_cnt(ld_max_cnt),
263
      .enable_cnt_weight(enable_cnt_weight),
264
      .ld_max_cnt_weight(ld_max_cnt_weight),
265
      .ld_weight_page_cnt(ld_weight_page_cnt),
266
      .start_value_wm(start_value_wm),
267
      .max_cnt_from_cu(max_cnt_from_cu), // it depends on the
268
      current bitwidt [$clog2(COLUMNS):0]
      .max_cnt_weight_from_cu(max_cnt_weight_from_cu) //[$clog2(
269
      ROWS):0]
     );
270
271
272
      'endif
273
274
275
      'ifdef DUMMY
277
      always @(posedge(clk)) begin
278
     if(reset_i) begin
279
      input_data_from_fifo <=0;
280
     weight_from_memory <=0;</pre>
281
      end else begin
282
                 if (enable_load_array && infifo_read ) begin
283
                 input data from fifo <= infifo dout;</pre>
284
                 weight_from_memory <= wm_dout;</pre>
                 end
286
287
      end
288
      end
289
      // dummy assignment for 3 columns and rows
290
     assign outfifo_din=( outfifo_write ? input_data_to_fifo:
291
      64'b0);
292
293
```

```
'endif

'endif

'endif

'y same clock for bram interface

assign csr_clk=clk;

assign wm_clk=clk;

endmodule

'endif

'endif
```