

POLITECNICO DI TORINO

Master's Degree in Computer Engineering



Master's Degree Thesis

A FPGA-based tensor accelerator for Machine Learning

Supervisors

Prof. Paolo BERNARDI

Prof. Pedro P. M. TRANCOSO

Candidate

Francesco ANGIONE

A.Y. 2019/2020

Abstract

Part of a Neural Network inference execution mainly consists in multiplications and additions, basic operation of tensor convolutions, and across several execution data, especially weight tensors, are reused. Clearly, those operations are executed on a CPU but, as it is well known, they are independent of each other and therefore they can be executed in parallel by the means of parallel architectures, such as GPU or domain specific hardware platform. In the following pages, the state-of-the-art for accelerating Neural Network inference is explored starting from the newest proposed GPGPU architecture by NVIDIA to the domain specific accelerator from Google, NVIDIA, and Habana.

With the state-of-the-art awareness, a hardware accelerator capable of execution tensor convolution, compute and memory intensive operation of a Neural Network, is designed from scratch. It is also designed for accommodating different data type computation request from Neural Network models, ranging from integer8/16/32/64 to floating-point 32 and brain floating-point 16. Starting from the hardware system development, through the software development of a library capable to use the underlying hardware, it ends with integration into a popular Machine Learning framework, Tensorflow.

The work is carried out on a configurable hardware, FPGA, which allows to explore different design points, in terms of latency and number of processing elements, for different Neural Network models and data type. Moreover, the impact of integrating the accelerator into the Neural Network model is measured and compared with different platforms. Energy consumption is also estimated in the case of deployment on mobile devices.

Keywords: Computer, science, computer science, engineering, hardware, accelerator, machine learning.

asas

Acknowledgements

Acknowledgements

It is always hard to write this part of a work. I would say it is the hardest part, more than the technical one.

However, let me try to address it anyway. I am apologizing in advance if i will forget something.

This work is the sum of five years of experiences, from a technical and non-technical point of view, and it has been developed during a terrible event, a pandemic, which has literally stopped the entire world and caused death, issues and debates. However, as the human race has always been, we are resilient to everything, and we tried as much as we could to not let the world stop, especially thanks to technology, Internet and all the related services. We are just human, but we can do whatever we can image, especially in Computer Science.

First, I would like to thank my family for all their support and presence, even when i was going counter current in my life. I would like to thank to both my supervisors Prof. Paolo Bernardi and Prof. Pedro Petersen Moura Trancoso for believing in me without any guarantees on the final work, and their support through this journey.

*To the day in which I learned how to read, an important pillar of my life.
To the people who have contributed, in badness and goodness, to make me the person who i am today.
To my past and future failures, where I have built and I will build myself.
To my feelings, which remember us how much we are fragile but at the same time they remind us that we are human being, and we gather our strength from them.
Sapere aude.*

Francesco Angione, Gothenburg, September 2020

Table of Contents

List of Tables	IX
List of Figures	X
1 Introduction	1
2 Background	3
2.1 Overview	3
2.2 Machine Learning	4
2.2.1 Brain Inspired	5
2.3 Machine Learning Quantization	9
2.4 Applications	10
3 State-of-the-Art	12
3.1 Overview	12
3.2 GPU	12
3.2.1 Nvidia Ampere A100 Tensor Core GPU	13
3.3 Domain Specific Hardware Platform	19
3.3.1 NVDLA	19
3.3.2 Google TPU	23
3.3.3 Habana Goya HL-1000	25
4 System Development	28
4.1 Overview	28
4.2 Software	34
4.3 System Level	36
4.4 DTPU, the hardware accelerator	38
4.4.1 Real Implementation	38
4.4.2 High Level State Machine of Control Unit	42
4.4.3 Datapath	43
<i>Francesco Angione</i>	Politecnico di Torino
	vii

5	Conclusion	52
5.1	Discussion	52
5.2	Future Works	53
A	Accelerator library	I
B	Top level entity of DTPU core	XLV

List of Tables

List of Figures

2.1	Classification of AI with emphasis on Machine Learning and its subclassification	4
2.2	A parallelism between a human-brain neuron and a neuron in a Brain Inspired Network	6
2.3	Example of a Neural Network	7
2.4	Approximation of floating-point values to integer values	9
3.1	Streaming Multiprocessor Architecture [paper:41]	14
3.2	Matrix Multiplication in Tensor Core [paper:41]	14
3.3	Mixed Precision Schema of a FMA unit in Tensor Core Unit [paper:41]	15
3.4	Sparsity Optmization of a weight tensor [paper:41]	16
3.5	Matrix Multiply Accumulate [paper:41]	17
3.6	Software stack [paper:41]	18
3.7	Comparsion of two possible NVDLA system [WEBSITE:8]	19
3.8	Internal architecture of NVDLA small system, Secondary DBB not considered [WEBSITE:8]	20
3.9	NVDLA Software stack[WEBSITE:7]	22
3.10	Google TPU architecture[paper:40]	23
3.11	Google TPU Software Stack [WEBSITE:9]	25
3.12	High level view of Goya architecture [paper:38]	26
3.13	Habana Goya Software Stack [paper:38]	26
4.1	Average execution time divided by type of operations	29
4.2	Development workflow	32
4.3	Execution Graph	34
4.4	Flow Chart with accelerator	35
4.5	Zynq 7000 SoC [paper:42]	36
4.8	Real RTL view of DTPU accelerator	38
4.6	System view hosted in the PL ¹	39
4.7	Logical view of DTPU accelerator	40
4.9	RTL view of DTPU core	41

4.10	A high level view of Control Unit	42
4.11	A detailed view of the DTPU core datapath. Enable and resets signals for clocked units has been omitted for improving readability.	44
4.12	Data Distribution of Filter&Select unit for a MXU size of 8x8 . . .	46
4.13	MXU interal structure and weights distribution	48
4.14	SMAC and SMUL details	50
4.15	DSP Slice Functionality [paper:48]	51

Chapter 1

Introduction

Machine learning is one of the hot technologies today as it is being used to solve complex problems that would otherwise be very hard or costly to solve with traditional methods. Speech and image recognition as well as many other complex decision-making problems such as self-driving vehicles are successfully solved with machine learning and deep-learning. In the last years, the number of published papers regarding Machine Learning have growth exponentially, and the success of machine learning has been driven by the current available hardware which could provide the required demands in terms of storage and compute capacity. But obviously as problems scale so do the demands and thus companies has started to develop, deploy and sell their own hardware platform, such as Tensor Processing Unit [paper:40] from Google, NVDLA[WEBSITE:6] from Nvidia and Gaudi [paper:39] and Goya [paper:38], respectively for training and inference, from Habana (acquired by Intel).

The use of commodity hardware is not the most effective and efficient way to execute Machine Learning, so research is looking at flexible hardware solutions [paper:1] [paper:2] that can satisfy the required demands for different Machine-Learning models but at lower cost and energy consumption in order to be deployed also on mobile devices. Moreover, during the inference process, a model does not need high precision computations [paper:8] [paper:15] for achieving high accuracy into its outputs. As it is very well-known, hardware accelerators are capable, if designed correctly, of delivering a lot of improvements in terms of the latency but also in terms of energy efficiency [paper:29]. Thus, in order to obtain the best solution in every metric a hardware-software co-design is needed, requiring to the hardware designer a basic knowledge of machine learning algorithms.

training process is done off the field, on powerful machines, exploiting different algorithms for optimizing the models in terms of memory footprint, data type and feedback mechanisms for fine-tuning the weight values. On the other hand, the inference process is the execution of the trained model, applying the inputs and expecting the correct outputs. It is done on the field, for example a mobile device, which is area and energy constrained. The inference process is massive composed of multiplication and addition and on a normal CPU-based system they are executed sequentially, increasing the latency of the model and the energy consumption due to data movement.

Thus, the goal is to develop a hardware accelerator from scratch, which implements a tensor-based convolution. Exploiting a non Von Neumann architecture and data locality and reuse for weights reduces the CPU workload and boost the models performance. The use of different arithmetic data type can drastically reduce the computations without reducing the final accuracy of the Neural Network [**paper:8**] [**paper:7**]. From a hardware perspective, the use of different arithmetic precision [**paper:14**], such as the use of integer operations instead of floating-point operations, can lead to benefits in terms of area, energy consumption and latency.

In order to have the possibility of exploring different solutions, in terms of size and latency, of the accelerator the work is deployed on FPGA and it is integrated into a common ML-Framework, Tensorflow. Accuracy of operations, reliability, performance and energy efficiency are evaluated and compared to the implementation of the same models executed on a GPU.

Chapter 2

Background

Can a machine think?

— Alan Turing, Computing Machinery and Intelligence

2.1 Overview

In the past decade many companies have started to advertise the use of AI, even if they are using a subfield of the AI, in their products and software applications. Nevertheless, the recent growth, the AI is not youth.

It takes one of its roots from a theoretical paper of *Alan Turing* published by journal *Mind* in the 1950 [**paper:36**].

The general definition of Artificial Intelligence (AI): *intelligence demonstrated by machines, any device that perceives its environment and takes actions that maximize its chance of successfully achieving its goals* [**book:1**].

In general, "artificial intelligence" is used when machines mimics the cognitive functions of the human mind, i.e. learning and problem solving.

According to the definition, AI is too vast to be studied and simulated [**book:1**]. Therefore, it has been divided into subfields, characterized by different traits, such as knowledge representation, planning, learning, natural language processing, perception, motion and manipulation, social intelligence and general intelligence.

Artificial Intelligence can be seen as a general purpose technology. It does not exist a general task on which it excels neither how to characterize them.




Figure 2.1: Classification of AI with emphasis on Machine Learning and its subclassification

2.2 Machine Learning

A particular interesting subcategory of AI in Computer Science is the machine learning. It is the study of algorithms used to perform a specific task without explicit programming the machine, relying on patterns and inference, in order to make decisions. This approach is used where it is tricky, or unfeasible, to develop a conventional algorithm for solving the task.

A peculiarity of machine learning model is that it is composed of two processes, training and inference.

The inference process is the process in which a conclusion is given at the end of the evaluation process, i.e. the input stimulus are applied to the model and the output is observed.

The training process has to be done before the model is put on the field, before the inference process, otherwise the latter can give wrong results. As the name suggests, in this process the model learns how to behave, adjusting the weight accordingly to the applied inputs and expected outputs. Besides this type of training and according to [book:1], other exists, characterized by approach, type of data and tasks:

- Supervised Learning, it builds a mathematical model of a set of data that contains both the inputs and the desired outputs.
- Unsupervised Learning, it takes a set of data that contains only inputs and

find structure in the data.

- Semi-supervised Learning, it falls between unsupervised learning and supervised learning.
- Reinforcement Learning, it concerns how software agents should take actions in order to maximize some notion.
- Self Learning, It is a learning with no external rewards and no external teacher advices.
- Feature Learning, also called representation learning algorithms, often attempts to transform data and preserve at the same time. It is used as a preprocessing step before any classification or predictions.
- Sparse Dictionary Learning, it is a feature learning method where a training example is represented as a linear combination of basis functions, and is assumed to be a sparse matrix.
- Anomaly Detection, also known as outlier detection, identifies rare items, events or observations which are significantly different from the majority of data.
- Association Rules, it is a rule-based method for discovering relationships between variables in large databases.

Machine learning space is also divided into other type of models such as decision tree, support vector machines, regression analysis, Bayesian networks and genetic algorithms. As it can be seen in Figure 2.1 Brain Inspired machine learning is also divided in subcategories.

2.2.1 Brain Inspired

It is based on algorithms which take its basic functionalities from our understanding of how the brain operates, trying to mimic the functionalities.




Figure 2.2: A parallelism between a human-brain neuron and a neuron in a Brain Inspired Network¹

In the human brain, the basic computational unit is the neuron. Neurons receive input signal from dendrites and produce output signal along the axon which interacts with other neurons via synaptic weights. The synaptic weights are obtained after a learning process, which can strengthen them or not.

Neural Networks

Neural Networks (or Artificial Neural Networks) are graphs in which every node is interconnected to others using edges, which have a weight properly tuned during the training process.

As mentioned before, each and every node of the neural networks is called artificial neurons (a loosely model of its biological counterpart) and the connections (synapses in biological brain) can transmit information from a neuron to another. In Figure 2.2 the neurons receive signals, which is processed internally, and then they propagate it to the other connected neurons.

The information exchanged between a neuron and another is a real number, a result of a non-linear function of the sum of all its input.

In the Figure 2.3 an implementation of a Neural Network can be appreciated.

¹Figures under CC license




Figure 2.3: Example of a Neural Network

As it can be seen in Figure 2.3, it is always divided in layers in which only the output and input layers are visible from the external world, as consequence the internal layers are called hidden layers. When an input vector is applied, it will propagate from the left side of the network to its right side through the layers and the neurons which compose each layer. It is worth to mention that layers may perform different kind of computation on their inputs. Moreover, the deep neural networks are named after the huge amount of hidden layers.

In the early stages of ANNs the goal was to solve problems as the human brain would do. However, over time, the aim moved to perform specific tasks, leading to a different architecture of the biological brain and brain-inspired networks (Spiking Neural Networks).

Depending on how the edges are connected and the topology, a Neural Network can be classified in several sub-types:

- Feed forward, the data move only from input layer to output layer without cycles in the graph.
- Regulatory feedback, it provides feedback connections back to the same inputs that activate them, reducing requirements during learning. It also allows learning and updating much easier.
- Recurrent neural network, it propagates data backward and forward, from later processing stages to earlier stages.
- Modular, several small networks cooperate or compete to solve problems.
- Physical, it is based on electrically adjustable resistance material to simulate artificial synapses.

Spiking Neural Networks

Spiking neural networks (SNNs) are artificial neural networks that more closely mimic natural neural networks [**article:1**].

In addition to neuronal and synaptic state, in their operational model, SNNs add the concept of time. The idea is that neurons in the SNN do not activate at each propagation cycle but rather activate only when specific value is reached.

The current activation level is modeled as a differential equation and it is normally considered as neuron's state.

In principle, SNNs can be applied to the same application of Artificial Neural Networks. Moreover, SNNs can model brain of biological organisms without prior knowledge of the environment. Thus, SNNs have been useful in neuroscience for evaluating the reliability of the hypothesis on biological neural circuits but not in engineering.

SNNs are still lagging ANNs in terms of accuracy, but the gap is decreasing and has vanished on some task [**article:2**]. However, computer architectures based on SNN have a huge energy footprint compared to other types of architecture [**paper:44**].

2.3 Machine Learning Quantization

The reduction of computation demand, the increase of power efficiency and the memory footprint of machine learning algorithms can be achieved through the quantization.

Quantization is basically a set of techniques which convert, and map, input values from a large set to output values in a smaller set.

The idea of Quantization is not recent, it has been introduced since the birth of digital electronics. Imagine taking a picture with the phone's camera, the real world is analog and the camera is capturing the analog world and converting it into a digital format. Nevertheless, the high quality of nowadays pictures, quantization is not lossless.

A trivial quantization example for Neural Network model is given in the below figure, where a set of potentially infinite value(floating-point) are mapped to finite values (integer).




Figure 2.4: Approximation of floating-point values to integer values

It has been proved that even if the model has been quantized, for example from fp32 to integer32, its accuracy is still good and the accuracy drop between the two data representation is negligible [paper:8].

Several quantization techniques can be applied, together or separated, to already trained ML models (post-training quantization):

- Linear quantization: data are directly scaled by taking their maximum value and normalizing them to falling in the desired range.
- Outlier channel splitting [paper:46] : linear quantization is sensitive by large inputs. The idea of OCS is to reduce the value of outliers (for both weights and activations) duplicating the node with halving the output or the weight. This transformation leaves the node functionality equivalent while at the same

time it narrows the weight/activation distribution allowing a better linear quantization.

- Analytical Clipping for Integer Quantization [**paper:47**]: it represents the state-of-the-art for the post-training quantization techniques. It basically consists into apply a clipping function in a given range in order to reduce the quantization noise.

On the other hand, a quantization-aware training can also be done [**paper:45**]. Quantization has lead to a relief of hardware computation, as it is very well-known floating-point operation are much more expensive than integer operation from a lot of perspectives, and as consequence a reduction into the power consumption of the algorithm. It is also important to mention that the data traffic between the memory and the hardware is reduced due to the compaction of data.

Nowadays, edge devices take advantage of lower precision and quantized operations, including GPUs. Thus, quantization of machine learning algorithms is a defacto standard for edge inference.

2.4 Applications

In principle the AI can be applied to any intellectual tasks [**book:1**]. Focusing on machine learning applications, they can spread through a variety of different domains:

- Healthcare, mainly used for classification purposes.
- Automotive, used in self-driving cars.
- Finance and economics, to detect charges or claims outside the norm, flagging these for human investigation. In banks system for organizing operations, maintains book-keeping, investing in stocks and managing properties.
- Cybersecurity, automatically sort the data in networks into high risk and low-risk information.
- Government, for paired with facial recognition systems may be used for mass surveillance.
- Video games, it is routinely used to generate dynamic purposeful behavior in non-player characters.
- Military, enhancing Communications, Sensors, Integration and Interoperability.

- Hospitality, to reduce staff load and increase efficiency.
- Advertising, it is used to predict the behavior of customers from their digital footprint in order to target them with personalized promotions.
- Art, it has inspired numerous creative applications including its usage to produce visual art.

However, all the Machine Learning applications are characterized by the need of a huge amount of data set for the training process.

Chapter 3

State-of-the-Art

3.1 Overview

The role of Machine Learning has continuously growth in the past few years and a lot of efforts have been done for developing good software APIs in order to address different needs and domains.

In principle, all the machine learning algorithms can be run on the CPU, which already runs the OS and other Application Software. This leads to overheads, especially in terms memory accesses which are expensive in terms of energy and latency.

Analyzing machine learning algorithms comes evident that they massively do the same operations and access to data with some kind of patterns. Thus, with the outcome of the new paradigm for the GPU, the General Purpose GPU programming comes in handy that implementing those algorithms on a GPU, which matches the Machine Learning algorithms requirements regarding the massive operations and the reuse of data, has given a lot of advantages in terms of latency and energy efficiency. However, the capability of GPU of running machine learning algorithms has been pushed almost at the maximum with the increase of computation demands in modern neural networks. Therefore other solutions have been explored, such as the development of specific hardware platform.

3.2 GPU

The Moore's law is reaching the end from the point of view of CPUs. However, it seems that the GPUs can still carry on the Moore's law [5496638].

For this reason, improving efforts especially from the companies have been made for developing more and more GPUs with a higher performance per watts.

As already mentioned, with the income of general purpose GPU programming paradigm, more and more machine learning algorithms have been designed for being run on the GPU, gathering the best fruits given by that type of architecture.

As consequences, companies such as Nvidia have started to develop GPU for boosting machine learning applications performance.

3.2.1 Nvidia Ampere A100 Tensor Core GPU

The Nvidia Ampere A100 Tensor Core GPU has been announced recently and it is one of the most performant GPU. The newly added Tensor Core Unit allows massive increases in throughput and efficiency.

It is able to deliver up to 624 TFPLOPS¹ for training and inference machine learning applications.

The GPU is composed of multiple GPU processing clusters (GPCs), texture processing clusters (TPCs) and streaming multiprocessors (SMs). The core of the GPU is the Streaming Multiprocessor, which is built up from the SM of Volta GPU and Turing one.

Composed of integer, FP32, FP64 units and the Tensor Core Units are designed specifically for deep learning. It introduces also new data types in the tensor core for the computation such as binary, integer 8 and 4 bits, floating-point 64, 32, 16 and bfp16 (the throughput of the tensor core computation for fp16 and bfp16 is the same). The Ampere SM can achieve such efficient workload on mixed computation and addressing calculations thanks to an independent parallel integer and floating-point data paths.

Matrix-Matrix multiplication operations are at the core of neural network training and inference, and are used to multiply large matrices of input data and weights in the connected layers of the network. The idea is represented into the Figure 3.2 and compared to previous architectures.

The Ampere A100 GPU contains 108 Streaming multiprocessor, and 432 third generation Tensor Core. According to Figure 3.3 the Tensor Core Units are able to compute multiplications on FP16 and accumulate on FP32, leading to a further reduction of latency and energy consumption.

A novel approach for doubling the throughput of deep neural networks has been

¹floating-point operations per second



Figure 3.1: Streaming Multiprocessor Architecture [paper:41]




Figure 3.2: Matrix Multiplication in Tensor Core [paper:41]




Figure 3.3: Mixed Precision Schema of a FMA unit in Tensor Core Unit
[paper:41]

introduced in this architecture. At the end of training process, only a subset of the total weights are necessary to execute a neural network correctly. As consequence not all the weights are needed, and they can be removed.

Based on training feedback, weights can be adapted at runtime during the training and this does not have any impact on the final accuracy. Thus, thanks to the sparsity of weight tensors, inference process can be accelerated. In addition, also the training process can be accelerated exploiting the sparsity idea but it has to be introduced at the beginning of the process for achieving some benefits.




Figure 3.4: Sparsity Optimization of a weight tensor [paper:41]

The approach in Figure 3.4 doubles the throughput by skipping the zeros. It also leads to a reduction of memory footprint and an increase into the memory bandwidth.

Following the idea, NVIDIA has introduced a new set of instruction for inference: sparse Matrix Multiply-Accumulate (MMA). Those instructions are able to skip the matrix entries which contain zero values, leading to an increase of the Tensor core throughput. An example can be seen in Figure 3.5, where the light blue matrix has a sparsity of 50%. It is also important to mention that the non-zero entries of the light blue matrix will be matched with the correct entries of the red one.




Figure 3.5: Matrix Multiply Accumulate [paper:41]

The deep learning frameworks and the CUDA Toolkit include libraries that have been custom-tuned to provide high multi-GPU performance for each one of the following deep learning frameworks in the Figure 3.6.




Figure 3.6: Software stack [paper:41]

Combining powerful hardware with software tailored to deep learning, it provides to developers and researchers solutions for high-performance GPU-accelerated deep learning application development, testing, and network training.

3.3 Domain Specific Hardware Platform

Instead of developing GPUs also suitable for Machine Learning applications, the companies have designed and deployed special purpose hardware accelerators.

3.3.1 NVDLA

The Nvidia Deep Learning Accelerator is a free open source hardware platform from Nvidia, highly customizable and modular, which allows to design and deploy deep learning inference hardware.

The architecture comes in two configurations:




Figure 3.7: Comparison of two possible NVDLA system [WEBSITE:8]

As already mentioned, the aim of the work is to develop a hardware accelerator for machine learning suitable for mobile devices. Therefore from now on the NVDLA small system will be considered and analyzed.

The internal architecture of the NVDLA small system is:

According to Figure 3.7, for the Small configuration of the accelerator, the processor will be in charge of programming and scheduling the operations on the NVDLA and as consequences handles the start/end of operations and possible interrupts, all of them through the CSB (Configuration Space Bus) interface which is AXI Lite compliant[paper:30].

The data movement to/from memory are handled by the Internal memory controller through the DBB (Data Backbone) interface, which is AXI [paper:30] compliant.

The internal architecture of NVDLA is composed by various engines. Each one of them is able to perform specific Machine Learning operations:




Figure 3.8: Internal architecture of NVDLA small system, Secondary DBB not considered [WEBSITE:8]

- Convolution Core: it comes in pair with the Convolution Buffer, its private memory for the data (inputs and weights). It is used to accelerate the convolution algorithms.
- Activation engine (Single Data point Operations): it performs post processing operations at the single data element level such as bias addition, Non-linear function, PReLU (Parametric Rectified Linear Unit) and format conversion when the software requires different precision for different hardware layers.
- Pooling engine (Planar Data Operations): it is designed to accomplish pooling layers, i.e. it executes operation along the width and height plane.
- Local response normalization engine(Cross Channel Data operations): it is designed to address local response normalization layers.
- Reshape(Data memory and reshape operations): it transforms data mapping format without any data calculation.
- Bridge DMA: it is in charge of copying data from the Main Memory to the SRAM of the accelerator, only available into the large configuration of the system.

Another possible configuration which is worth to mention is the possibility to let the engines work separately on independent task or in a fused fashion where all of them are pipelined, working as a single entity.

According to developers the configurability of the cores ranges from arithmetic precision to the theoretical throughput that a single unit can achieve (increasing the number of internal Processing Elements). Moreover, since the engine units are independent of each other, according to the application and the model used they can be safely removed from the design.

NVDLA Software

It is also worth to mention that the accelerator comes already with a basic software stack:




Figure 3.9: NVDLA Software stack[[WEBSITE:7](#)]

The Compilation tools are in charge of converting existing pretrained model into a set of hardware layers (for the desired precision) and programming sequences suitable for the NVDLA. The output of this process is a Nvidia Loadable file suitable for the runtime environment.

Regarding the runtime environment, it has been designed for a system in which is present an OS. It is composed in two parts: the User Mode Driver (UMD) and the Kernel Mode Driver (KMD).

The User Mode Driver loads the loadable file in memory and submits the operation to the KMD. It is also in charge of data movement from/to the accelerator.

The KMD is in charge of submitting operations to the accelerator through low level functions, scheduling the operations and handling the interrupts.

Both the KMD and the UMD are wrapped into portability layers which are, respectively, hardware dependent and OS dependent. In principle, for migrating the software to another OS or hardware platform it is enough to modify only the portability layers.

3.3.2 Google TPU

Google developed its own application-specific integrated circuit for neural networks, which is tightly integrated with TensorFlow Software. It includes:

- Matrix Multiplier Unit (MXU): 65,536 8-bit multiply-and-add units for matrix operations
- Unified Buffer (UB): 24 MB of SRAM that work as registers
- Activation Unit (AU): Hardwired activation functions

In Figure 3.10 a general view of TPU architecture is presented.




Figure 3.10: Google TPU architecture[paper:40]

Rather than be tightly integrated with a CPU, the TPU is designed to be a coprocessor in which the instructions are sent by the host server rather than fetched.

The matrix multiplication unit reuses both inputs many times as part of producing the output, avoiding the overhead of continuously reading data from memory.

Only spatial adjacent ALU are connected together, which makes wires shorter and energy-efficient. The ALUs only perform computations in fixed pattern.

As far as concerned the software stack, the TPU can be programmed for a wide variety of neural network models. To program it, API calls from TensorFlow graph are converted into TPU instructions.




Figure 3.11: Google TPU Software Stack [**WEBSITE:9**]

3.3.3 Habana Goya HL-1000

Habana’s Goya is a processor dedicated to inference workloads. It is designed to deliver superior performance, power efficiency and cost savings for data centers and other emerging applications.

It allows the adoption of different deep learning models and is not limited to specific domains. Moreover, the performance requirements and accuracy can be user-defined.

In Figure 3.12 a high level view of the Goya architecture can be appreciated.




Figure 3.12: High level view of Goya architecture [paper:38]

It is based on scalable, fully programmable Tensor Processing Cores, specifically designed for deep learning workloads.

It also provides other flexible features such as GEMM operation acceleration, special functions dedicated hardware, tensor addressing, latency hiding capabilities and different data types support in TPC (FP32, INT32, INT16, INT8, UINT32, UINT16, UINT8).

Regarding the software stack, it can be interfaced with all deep learning frameworks. However, a model has to be first converted into an internal representation, as it can be seen in Figure 3.13.




Figure 3.13: Habana Goya Software Stack [paper:38]

It also supports quantization of models trained in floating-point format with

near-zero accuracy loss.

Chapter 4

System Development

4.1 Overview

As already mentioned, the use of custom hardware for a specific application can have big benefits especially in terms of energy consumption and latency. The inference process of Neural Network is mainly characterized by massive multiply and addition operations. Fetch of data from main memory follows patterns and it has been proved that those data, in particular weight data, are reused for several executions of the Neural Network model. As consequence, executing a Neural Network model on a von Neumann based architecture machine leads to performance degradation, even in a cache-based system, since the CPU has to request the data from the main memory, execute the operation on those data and then save back to main memory before moving to the next data. The introduction of vectored instruction in the modern processors can have a slight impact in the performance benefits. However, the drastically increase of layers in the Neural Network has made them suitable for several applications. This it can be translated into a massive increase of operations for executing them, as it can be also observed in the following Figure:

Following the fast demands of operations into a Neural Network, it becomes evident that executing them on a CPU could not meet real-time application requirements.

Instead, the designed accelerator has a Dataflow architecture, with emphasis on weight data reuse, and it is able to execute a tensor convolution. The basic idea is a computation matrix composed in every entry of processing elements which are able to perform operation between the incoming data and the weights, which have been already loaded for exploiting a data reuse approach.

The custom hardware accelerator is not useful as it is. It has to be integrated into a ML-Framework in order to appreciate its benefits. After a preliminary




Figure 4.1: Average execution time divided by type of operations

research on which ML-Framework would allow to integrate a custom hardware accelerator minimizing the efforts to change the model code and its definitions, it has been evident that the TensorFlow Framework, an end-to-end open source Machine Learning platform [**WEBSITE:4**], suits the needs.

The workflow of the Hardware-Software development is illustrated in the following:




Figure 4.2: Development workflow

The entire work is implemented on a PYNQ Z2 board from TUL, based on a Zynq-7000 SoC [**paper:31**]. In order to speed-up the development process and use built-in library for the AXI protocol and the DMA transfers, the software is partially carried out through the PYNQ environment of the board [**WEBSITE:2**] based on Python which has become a de facto standard [**paper:37**]. The usage of Python as basic software allows to easily integrate it with high level Machine Learning Framework, such as TensorFlow in this case.

4.2 Software

The focus of the work is the inference process, pre-trained models are needed and TensorFlow Hub [WEBSITE:5] comes in handy for this purpose. It provides already pre-trained Machine Learning models for different domains. Moreover, TensorFlow has the feature of quantizing a post-trained model for different arithmetic precision. In the Fig. 4.2 it can be seen that the quantization process has been done offline.

The choice of using the stable release 2.1 of TensorFlow is dictated from the possibility of using Delegates (aka hardware accelerators or GPUs) in its Neural Network model. A delegate is a way to delegate part or all graph execution to another executor. Every model is represented, internally, as a graph (with its relative order of execution for the nodes) and every node of the graph is described as a set of operation that has to be applied to the node's input. As every node is described by a set of operations, it is easy to understand which part of the graph can be executed on the accelerator in advance, and this operation is done at the beginning when both the model and the accelerator library is loaded as it is represented in the following Figures: It is worth to mention that TensorFlow is open-source and




Figure 4.3: Execution Graph

since no binary installations for its 2.1 release are provided for Arm processor, it has been cross-compiled from scratch for the PYNQ-Z2 board.

TensorFlow demands as library for the accelerator a C Python-API compatible shared library. In addition, the code for using the accelerator was already written using the PYNQ environment in Python. Therefore, for allowing code reuse and decreasing the development time the Python code has been embedded in the C code (from a TensorFlow example of the delegate library), adding callbacks to Python code¹. This has been possible thanks to the Python library *CFFI* (C Foreign Function Interface) [WEBSITE:14], which is also able to provide a shared library Python-API compatible as output. In the following Figure the flow chart between Tensorflow Lite and the accelerator library can be seen:




Figure 4.4: Flow Chart with accelerator

¹See Appendix A

4.3 System Level

As it can be seen from Figure 4.5, it is divided in two big blocks:

- **Processing System:** The processing system (in Figure 4.6 referred as *processing system*⁷) is in charge of running the OS and the Machine Learning application. As consequence it also runs the necessary software for programming the accelerator registers and the data movement to/from main memory from/to the accelerator.
- **Programmable Logic:** The programmable logic (PL) hosts the entire design, from the accelerator itself to the DMAs and the AXI interconnections.




Figure 4.5: Zynq 7000 SoC [paper:42]

Furthermore, the Programmable Logic in Figure 4.6 is hosting:

- **AXI interconnections:** IP cores from Xilinx [paper:34] [paper:35] in order to connect and correctly address entities in the Programmable Logic.

- AXI DMA: IP core from Xilinx [**paper:33**] which allows data movement between main memory and accelerator memories. Several single channel DMA have been used instead of using a single DMA with multiple channels. The reason is that in the PYNQ environment only the drivers for the single channel DMA are provided.
- DTPU: the actual hardware accelerator.
- XADC: IP core from Xilinx [**paper:32**] which allows to measure the temperature of the SoC, the voltages and the currents at run time.

In the following figure, the schematic of the overall design in the PL is presented.

4.4 DTPU, the hardware accelerator

The hardware accelerator, named *Cogitantium*³, *The Dumb Tensor Processing Unit*, is in charge of carrying out the tensor convolution of the neural network model, exploiting a data-flow architecture on the input data and a data reuse for the weight data.

Figure 4.7 presents the Logical block diagram of the accelerator.

4.4.1 Real Implementation

The work is not focused on developing embedded memories and AXI interfaces, therefore a Xilinx's IP core, which includes all those necessary sub components, has been used [paper:43] leading to the actual block diagram which can be observed in the Figure 4.8.




Figure 4.8: Real RTL view of DTPU accelerator

The latter has allowed to completely focus the work on the DTPU core⁴, which has become:

²Except for the Zynq Processing system

³*Thoughtful*

⁴See Appendix B




Figure 4.7: Logical view of DTPU accelerator




Figure 4.9: RTL view of DTPU core

Where the sub-units:

- L/S array provides the data for the Matrix Multiplication Unit, especially the weight data are reused across several executions and therefore loaded once.
- Control Unit is in charge of handling handshake signals for transferring the ownership of the data (data transferred by the DMA from the Main Memory), load the weights and activation in the respectively units and save the results to the output FIFO. Since it is a Data flow architecture, there is no control flow of the data in the core and this has allowed to keep the Control Unit as simple as possible.
- Matrix Multiplication Unit (Mxu) is the computation unit of the hardware accelerator. It executes the tensor convolution for different arithmetic precision.

4.4.2 High Level State Machine of Control Unit

The Dataflow architecture has allowed to design a Control unit as much simple as possible, presented in the below figure:




Figure 4.10: A high level view of Control Unit

In which:

- *Idle* state is waiting for the start signal from the *axis accelerator adapter* (generated when all the data have been transferred⁵).
- *Fetch CSR Memory* state is in charge of retrieving from the CSR memory the desired data precision for the computation and the starting address of

⁵Input Data, Weight data and CSR data

the weight memory. It also notifies to the *axis accelerator adapter* that it is ready⁶.

- *Load data in L/S array* state loads the correct weight values (retrieved from the weight memory) and the activation data into the correct L/S unit. The number of active L/S unit is computed at run time. It depends on from the current required data precision and the fixed number of rows and columns in the MXU.
- *Compute* state activates the MXU and it waits the end of computation before committing the results to the output FIFO.
- *Save to output FIFO* state saves the data stored in the active L/S units to the output FIFO.
- *Done* state, depending on the input FIFO if it is empty or not, continues the computation for the next activation data or it returns to the idle state, notifying to the axis accelerator adapter the end of the computation⁷.

4.4.3 Datapath

As it is well-known, the execution of ML models is memory intensive and it consists in massive multiplication and accumulation operations. In addition, it can be seen that during execution of ML models some memory location are accessed frequently. Therefore, it is evident that a DataFlow architecture which could exploit local data reuse and compute, massively, in parallel multiplications and additions could boost the performance. The DTPU core has been designed according to the previously mentioned ideas. The datapath of the core is presented in Figure 4.11 as block diagram.

⁶The ready signal is used as handshake between the core and the axis accelerator adapter for transferring the ownership of the data

⁷the notification for the end of computation allows the axis accelerator adapter to put the results on the output master axi stream interface in order to be transferred by the DMA




Figure 4.11: A detailed view of the DTPU core datapath. Enable and resets signals for clocked units has been omitted for improving readability.

In Figure 4.11, the brain of the accelerator is the MXU wrapper, which contains the symmetric matrix of MACs with variable precision. Regarding the other blocks:

- **Activation Decoder:** It is able to generate the right activation signals for the L/S units, depending on from the current data precision and MXU size.
- **Muxes and DeMuxes:** Their purpose is to feed the right data from/to memory to/from the right units. The counter (from 0 to ROWS-1) in the Mux for the output FIFO is for saving at every clock cycle a data in the FIFO.
- **Filter&Select:** depending on the precision it provides the correct data to the correct computation units.
- **Compact&Select:** it is the complement of the Filter&Select unit. It is able to compact the output data from the MXU wrapper and feed the store registers.

- L/S weight Units: the name L/S has been kept for consistency even if it does not have any store process since the weight are only loaded once (stationary weights) and kept until a next full execution.
- L/S Activation Units: they are in charge of loading the data from the input FIFO into batteries of Flip-Flops while at the same time they can save the results to submit late in the output FIFO.

Filter&Select and Compact&Select

In principle, for each Processing element in the MXU wrapper a weight and an activation has to be provided (and as consequence it has to be provided from its relative Load Units). However, since the data width of memories and FIFO has been fixed to its maximum, 64 bits, it comes evident that during a computation with 8 bit integer it will fetch (and save for the output FIFO), in case of a 8x8 Mxu Size, 8 values from FIFO and 64 values from the weight memory. In this scenario all the Flip-Flops of the L/S units (both activation and weights) would sample values where the 56 upper bits are always unused leading to a waste of time for the memory accesses and energy for unused data.

A clever solution is to pack data before sending them to the accelerator. Nevertheless, the pack of data requires to internally unpack and, before committing to the output FIFO, pack the results. Unpacking and packing are done, respectively, by Filter&Select and Compact&Select units. Retrieving the previous example (computation on 8 bit integer, MXU size of 8x8 and 64 bit memory data) and using the approach of unpacking and packing, this leads to use only one L/S unit for activations (8 for the L/S weight units) for both the load and store operation. With one single L/S active unit and 8 bit integer computation, an 8 bit activation data has to be distributed for each column of the MXU, and this is done by the Filter&Select unit. For committing to output FIFO, results on 8 bit will be compacted in one single data of 64 bit by the Compact&select.

A visual distribution of the data can be seen in Figure 4.12. The same can be applied for each row of L/S Weigth units.




Figure 4.12: Data Distribution of Filter&Select unit for a MXU size of 8x8

In case the required precision is on 16 bit, with the same MXU size, two L/S units for activation are activated ($2 \times \text{ROWS}$ for the L/S weight units) and will feed the respective Columns. The reason behind the two active L/S units is that in 64 bit, only 4 16-bit values can be packed. Increasing the MXU size, the L/S units are activated accordingly. For example, in case of a MXU size of 16×16 and integer 8 bit, two L/S units are activated (in case of integer 16 computation, 4 units are activated).

This approach comes also with the overhead of packing and unpacking the data on the CPU but, on the other hand, the memory data movement is reduced and bandwidth increased, with a reduction in the energy consumption (thanks also to the reduced active L/S units).

It is also worth to mention that using size for the MXU which are power of two would maximize the memory bandwidth.

Matrix Multiplication Unit

The Matrix Multiplication Units (referred as MXU) is the muscle part of the accelerator, where the convolution is done. As the name suggest, it is organized as a Matrix:




Figure 4.13: MXU internal structure and weights distribution

Every sub units has its own weight value (distributed thanks to the L/S weight combined with Filter&Select units, see Figure 4.11). It is a homogeneous unit, except for the first column, which does not accumulate. In addition, as it can be seen from the block diagram, there is no control flow between every Processing units. There is only data exchange from the previous unit to the next one (for both axis). This matrix configuration of the hardware allows to massive multiply and accumulate at the same time, in particular it can compute:

$$MAC_{OPS} = ROWS * COLUMNS \text{ per } \# \text{ clock cycle required for a single unit} \\ \text{with a } Throughput = Rows$$

The MXU can be synthesized with different criteria.

In particular, the Processing Elements can be independently generated for a single

data precision, from integer 8/16/32/64 to floating-point 32 or brain floating-point 16, or with some precision at the same time. Then data precision is decided, via software, and properly controlled using signal in Figure 4.14.

A detailed view of SMAC (Sub unit Multiply and Accumulate) and SMUL (Sub unit Multiply), the Processing Elements, is given in Figure 4.14.




Figure 4.14: SMAC and SMUL details

It is important to mention that the sub units are always receiving data on 64 bits even if internally they may use all of them or not, depending on the value of *select precision* and *active chain* signals. For the full integer configuration (64 bit width operations) beside the possibility of computing for different data width (i.e. choose between 8/16/32/64) the Processing Elements can compute vectorized operations. With the help of *active chain* signal (active low, otherwise it is a 64 bit computation) and data width fixed to 64 bit, it is able to compute at the same time two 8-bit, one 16-bit and one 32-bit operations (multiplication for SMUL and multiplication and addition for SMAC). However, this comes with the overhead of correctly packing and unpacking the data on the CPU before transferring them to the accelerator.

SMAC and SMUL units have been designed, internally, using Vivado DSP primitives [paper:48], which a general schema can be appreciated in Figure 4.15:




Figure 4.15: DSP Slice Functionality [paper:48]

Allowing fitting two computation (referring to SMAC) in one single unit⁸ and maximize the resource utilization.

As soon as the Synthesis process reach the maximum value of DSP utilization, it does not switch automatically to use Fabric for those primitives. For maximizing the resource usage of the FPGA, the DSP primitives have been regenerated for both Fabric and DSP blocks. In this way, during the generation algorithm for the MXU, it uses primitives for DSP up to the maximum allowed value for the given board and then it starts to utilize Fabric. This approach has allowed almost a full utilization of the FPGA resources.

⁸Only for integer 8 and 16

Chapter 5

Conclusion

5.1 Discussion

A big portion of inference process for Neural Networks involves massive multiply and add computation, basic operation of tensor convolutions, and across several execution data, especially weight tensors, are reused. As consequence, for speeding-up and reduce the power consumption (especially in mobile devices) of ML models an hardware accelerator has been developed. It is also designed for accommodating different data type computation request from Neural Network models, ranging from integer8/16/32/64 to floating-point 32 and brain floating-point 16.

The approach of the work has been a hardware/software co-design in order to accommodate the high compute intensive request of Machine Learning, the tensor convolution. Therefore, the hardware core for tensor convolution has been developed from scratch, while the common components, such as memories and bus interface, have been chosen from the available ones in the tools. Moving one step at the time above in the abstraction level, the accelerator library has been developed and deployed. In order to accomplish it in a fixed time, the core of the library has been developed in Python, which has been interfaced with a C-code template provided from the developers of the ML-framework used. This has lead to a hybrid library which encapsulates a frozen Python code layer, called from the C-code, the latter is only in charge of retrieving the data and passing them to the Python layer. Again moving one step above in the abstraction, the ML-framework level is reached. In this level, the most popular ML-framework, TensorFlow, has been chosen. It also offers the possibility of delegate part of the execution graph to coprocessor or GPUs. Moreover, existing Tensorflow pretrained models have been quantized for different bitwidth and data precision.

It is possible to build a custom hardware accelerator for a specific ML operation and then integrate it into a framework without changing the model nor the framework. The bottom up approach and the delegate class available in Tensorflow has allowed to fully tailor a new class of hardware accelerators which can accommodate different needs (i.e. depending on which part of the model has to be accelerated). As it has been organized, changing the core software in the Python code and the core in the hardware, it can be also used for addressing different model's operations.

5.2 Future Works

For every human artifacts, there is always work to do. In addition, for Computer Engineering artifacts there is also an important step which is the software (and in this case also of the hardware) optimization. In particular:

- Software Optimization and migration to a full C code implementation for further reducing the latency.
- A deep software/hardware testing for finding additional bugs.
- Power estimation using the simulation's switching activity in order to obtain a very precise and reliable power consumption.
- Comparison of model execution on different state-of-the-art platforms.

Following the previous recommendation, the work may arrive to a competitive level such as the one of the GPUs or other hardware platforms.

Appendix A

Accelerator library

Script for creating library:

```
1 import cffi
2 import sys
3 sys.path.append( '/usr/local/lib ' )
4
5 #
6 #####
7 ##### The Frankenstein , a mix of C and Python
8 #####
9 ##### create .so library from PYNQ python code for DTPU accelerator
10 #####
11 ##### on board compiling , it requires
12 #####
13 ##### to have tensorflow/tensorflow/lite in /usr/include/pythonX.X
14 #####
15 ##### from r2.1 branch
16 #####
17 #
18 #####
19
20 ffibuilder = cffi.FFI()
21
22 ffibuilder.cdef( """
23 extern "Python" {
24     bool destroy_p(void );
25     bool CopyFromBufferHandle_p(void);
26     bool CopyToBufferHandle_p(void);
27     void FreeBufferHandle_p(void);
28     bool SelectDataTypeComputation_p(int);
29     bool Init_p(int ,int ,int);
30     bool Prepare_p(int);
31     bool Invoke_p(bool ,int);
32 }
```

```

24 void load_overlay(void);
25 bool ResetHardware_p(void);
26 void push_weight_to_heap( void *,int *,int);
27 void push_input_tensor_to_heap( void *,int *,int);
28 void push_output_tensor_to_heap( void *,int *,int);
29 bool print_power_consumption_p(void);
30 bool start_power_consumption(void);
31 void activate_time_probe_p ( bool);
32 bool print_python_time_probes(void);
33 };
34 void * tflite_plugin_create_delegate();
35 void tflite_plugin_destroy_delegate(void *,void * );
36 bool SelectDataTypeComputation(int);
37 bool print_power_consumption();
38 bool measure_power_consumption();
39 bool print_execution_stats();
40 bool activate_time_probe(bool ); """
41
42
43 cpp_file=open( "./DTPU_delegate.cpp", "r")
44 ffbuilder.set_source( "dtpu_lib", cpp_file.read(), source_extension=".
    cpp",
45     extra_compile_args=['-Wno-unused-result', '-Wsign-compare', '-
        DNDEBUG', '-g', '-fwrapv', '-O2', '-Wall', '-Wstrict-prototypes',
46     '-g', '-fdebug-prefix-map=/build/python3.5.2=. ', '-specs=/usr/share
        /dpkg/no-pie-compile.specs', '-fstack-protector-strong',
47     '-Wformat', '-Werror=format-security', '-I/usr/local/include', '-L/
        usr/local/lib'],
48     extra_link_args=['-Wl,-Bsymbolic-functions', '-specs=/usr/share/dpkg
        /no-pie-link.specs',
49     '-Wl,-z,relro', '-specs=/usr/share/dpkg/no-pie-compile.specs', '-
        D_FORTIFY_SOURCE=2', '-fPIC'] ,
50     libraries=['pthread', 'expat', 'z', 'dl', 'util', 'm', 'tensorflow'])
51 #if you want to simply access a global variable you just use its name
52 # However to change its value you need to use the global keyword.
53 python_file=open( "./DTPU_delegate.py", "r")
54 ffbuilder.embedding_init_code(python_file.read())
55
56 ffbuilder.compile(target="DTPU_delegate.*", verbose=True)
57
58 cpp_file.close()
59 python_file.close()

```

../dtpu/software/create_library.py

C++ code of the library:

../dtpu/software/DTPU_delegate.cpp

```

1  /// release dependent libraries tensorflow r2.1
2  #include <tensorflow/lite/c/builtin_op_data.h>
3  #include <tensorflow/lite/c/c_api_internal.h>
4  #include <tensorflow/lite/builtin_ops.h>
5  #include <tensorflow/lite/context_util.h>
6  #include <tensorflow/c/c_api.h>
7  #include <vector>
8  #include <time.h>
9  #define DEBUG 1
10
11 static bool destroy_p(void);
12 static bool CopyFromBufferHandle_p(void);
13 static bool CopyToBufferHandle_p(void);
14 static void FreeBufferHandle_p(void);
15 static bool SelectDataTypeComputation_p(int);
16 static bool Init_p(int, int, int);
17 static bool Prepare_p(int);
18 static bool Invoke_p(bool, int);
19 static void load_overlay(void);
20 static bool ResetHardware_p(void);
21 static void push_weight_to_heap(void *, int *, int);
22 static void push_input_tensor_to_heap(void *, int *, int);
23 static void push_output_tensor_to_heap(void *, int *, int);
24 static bool print_power_consumption_p(void);
25 static bool start_power_consumption(void);
26 static void activate_time_probe_p(bool);
27 static bool print_python_time_probes(void);
28
29
30 /*
31 possible operations
32 kTfLiteBuiltinAdd = 0,
33 kTfLiteBuiltinConcatenation = 2,
34 kTfLiteBuiltinConv2d = 3,
35 kTfLiteBuiltinDepthwiseConv2d = 4,
36 kTfLiteBuiltinDepthToSpace = 5,
37 kTfLiteBuiltinFullyConnected = 9,
38 kTfLiteBuiltinMul = 18,
39 kTfLiteBuiltinSub = 41,
40 kTfLiteBuiltinDelegate = 51,
41 kTfLiteBuiltinAddN = 106, struct timespec ts_start, ts_end;
42 */
43
44
45 int bit_width_computation;
46 int NO_FP=-1;

```

```

47 bool signed_computation=false;
48 bool only_con2d=false;
49
50 // time probes
51 bool time_probe=false;
52 int n_execution=0;
53 double avg_time_delegate;
54 double avg_time_data_exchange;
55
56
57 using namespace tflite;
58
59 #ifdef __cplusplus
60 extern "C" {
61 #endif
62 // This is where the execution of the operations or whole graph
63 // happens.
64 // The class below has an empty implementation just as a guideline
65 // on the structure.
66 class DTPU_delegate {
67 public:
68 // Returns true if my delegate can handle this type of op.
69 static bool SupportedOp(const TfLiteRegistration* registration) {
70 // from builtin_ops.h
71 #ifdef DEBUG
72 printf("[DEBUG - C]--- Supported Operation of DTPU delegate class
73 ----- \n");
74 #endif
75 switch (registration->builtin_code) {
76 //case kTfLiteBuiltinConv2d:
77 //    only_con2d=true;
78 //    #ifdef DEBUG
79 //    printf("[DEBUG-C]-- Supported operations only 2d convolution
80 //    ----- \n");
81 //    #endif
82 //    */
83 case kTfLiteBuiltinDepthwiseConv2d:
84 #ifdef DEBUG
85 printf("[DEBUG - C]--Hello world! I can make 2D convolution
86 and depth wise 2D convolution----- \n");
87 #endif
88 return true;
89 default:
90 return false;
91 }
92 }
93 }
94
95 // Any initialization code needed

```



```

91 | bool Init(TfLiteContext* context, const TfLiteDelegateParams*
    | delegate_params) {
92 | #ifdef DEBUG
    | printf("[DEBUG - C]--- Init of DTPU delegate class --- \n");
93 | #endif
    |
94 |
    | #ifdef DEBUG
95 |     printf("[DEBUG - C]--- Init of DTPU delegate class check if
    | tensors indexes are equal to the ones in the Invoke --- \n");
96 |     for (int input_index: TfLiteIntArrayView(delegate_params->
    | input_tensors)){
97 |
98 |         printf("[DEBUG - C]--- Init of DTPU delegate class getting
    | tensors %d--- \n", input_index);
99 |
100 |     }
101 |
102 |     #endif
103 |
104 |     if(time_probe){
105 |         avg_time_delegate=0.00;
106 |         avg_time_data_exchange=0.00;
107 |         n_execution=0;
108 |     }
109 |
110 |
111 |     // instantiate buffcfers and soft reset of accelerator
112 |     return Init_p(context->tensors_size, delegate_params->
    | input_tensors->size, delegate_params->output_tensors->size);
113 |
114 | }
115 | // Any preparation work needed (e.g. allocate buffers)
116 | TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
117 | #ifdef DEBUG
    | printf("[DEBUG - C]--- Prepare of DTPU delegate class --- \n");
118 | #endif
    |
119 |     // initialize, link the buffers accordint to the size of node
120 |     data
121 |     // kTfLiteMmapRo aka weights
122 |     int num_weight_tensor=0;
123 |     // set precison check
124 |     if(NO_FP==1){
125 |         printf("ERROR! Need to execute SelectDataTypeComputation
    | function before calling the Tensorflow Interpreter\n");
126 |         return kTfLiteError ;
127 |     }
128 |
129 |
130 |     for (int input_index : TfLiteIntArrayView(node->inputs)){
131 |         // one of this should be the weight tensor
132 |         auto& in_t= context->tensors[input_index];

```

```

133     if (in_t.allocation_type==kTfLiteMmapRo){
134         num_weight_tensor++;
135         #ifdef DEBUG
136             printf(" [DEBUG -C]---found a tensor weight %d-----\n",
input_index);
137         #endif
138         // get dimesion of tensors
139         // push to python sublayer
140         if (!NO_FP){
141             switch (bit_width_computation){
142             default:
143             case 8:
144                 #ifdef DEBUG
145                     if (signed_computation){
146                         printf(" [DEBUG-C]---- kTfLiteInt8 -----\n");
147                     } else {
148                         printf(" [DEBUG-C]---- kTfLiteUInt8 -----\n");
149                     }
150                 #endif
151                 if (signed_computation){
152                     push_weight_to_heap(in_t.data.int8, in_t.dims->data, in_t.
dims->size);
153                 } else {
154                     push_weight_to_heap( in_t.data.uint8, in_t.dims->data, in_t
.dims->size);
155                 }
156
157                 break;
158             case 16:
159                 #ifdef DEBUG
160                     printf(" [DEBUG-C]---- kTfLiteInt16 -----\n");
161                 #endif
162                 push_weight_to_heap( in_t.data.i16, in_t.dims->data
, in_t.dims->size);
163                 break;
164             case 32:
165                 #ifdef DEBUG
166                     printf(" [DEBUG-C]---- kTfLiteInt32 -----\n");
167                 #endif
168                 push_weight_to_heap( in_t.data.i32, in_t.dims->data, in_t
.dims->size);
169                 break;
170             case 64:
171                 #ifdef DEBUG
172                     printf(" [DEBUG-C]---- kTfLiteInt64 -----\n");
173                 #endif
174                 push_weight_to_heap( in_t.data.i64, in_t.dims->data,
in_t.dims->size);
175                 break;

```

```

176     }
177     }
178     else { // use fp units
179         switch (bit_width_computation){
180             case 16:
181                 if(context->allow_fp32_relax_to_fp16 && NO_FP==3 ){ //
182                 NO_FP==3 -> fp active and bfp active
183                     #ifdef DEBUG
184                     printf(" [DEBUG-C]---- kTfLitefloat32 relaxed aka bfp16
185                     -----\n");
186                     #endif
187                     // rememder f16 is TfLiteFloat16*
188
189                     /*typedef struct {
190                         uint16_t data;
191                     } TfLiteFloat16;
192                     */
193                     push_weight_to_heap( in_t.data.f16, in_t.dims->data, in_t
194                     .dims->size);
195                     }
196                     break;
197             case 32:
198                 #ifdef DEBUG
199                 printf(" [DEBUG-C]---- kTfLitefloat32 -----\n");
200                 #endif
201                 push_weight_to_heap( in_t.data.f, in_t.dims->data, in_t
202                 .dims->size);
203                 break;
204             default:
205                 printf(" [DEBUG-C]---- ERROR! no fp precision defined
206                 -----\n");
207                 break;
208         }
209     }
210     }
211     }
212     #ifdef DEBUG
213     printf(" [DEBUG-C]--- number of weights found= %d \n",
214     num_weight_tensor);
215     #endif
216     if(Prepare_p(num_weight_tensor)){
217         return kTfLiteOk;
218     }
219     return kTfLiteError ;
220 }
221 // Actual running of the delegate subgraph.
222 TfLiteStatus Invoke(TfLiteContext* context, TfLiteNode* node) {

```

```

219 struct timespec ts_start, ts_end;
220 int curr_input=0;
221 #ifdef DEBUG
222 printf(" [DEBUG - C]--- Invoke of DTPU delegate class --- \n");
223 printf(" [DEBUG - C]--- Invoke of DTPU delegate class getting
224 tensors --- \n");
225 #endif
226
227 if(time_probe){
228     if(!timespec_get(&ts_start, TIME_UTC)){
229         fprintf(stderr, "error during the acquisition of start time
230 !\n");
231         exit(-1);
232     }
233 }
234
235 // run inference on the delegate and data transfer to/from
236 memory/accelerator
237 for (int input_index : TfLiteIntArrayView(node->inputs)){
238     // one of this should be the weight tensor
239     #ifdef DEBUG
240     printf(" [DEBUG - C]--- Invoke of DTPU delegate class getting
241 tensors %d--- \n", input_index);
242     #endif
243     TfLiteTensor in_t= context->tensors[input_index];
244     if(!(in_t.allocation_type==kTfLiteMmapRo)){ //cause the weights
245 have been transferred into the Prepare method
246         if(curr_input!=0){
247             curr_input=input_index;
248         }
249         // get dimesion of tensors
250         // push to python sublayer
251         if(!NO_FP){
252             switch(bit_width_computation){
253             default:
254             case 8:
255                 #ifdef DEBUG
256                 if(signed_computation){
257                     printf(" [DEBUG-C]---- kTfLiteInt8 ----- \n");
258                 }else{
259                     printf(" [DEBUG-C]---- kTfLiteUInt8 ----- \n");
260                 }
261                 #endif
262                 if(signed_computation){
263                     push_input_tensor_to_heap(in_t.data.int8, in_t.dims->data, in_t
264 .dims->size);
265                 }else {

```

```

261     push_input_tensor_to_heap(in_t.data.uint8,in_t.dims->data,
in_t.dims->size);
262     }
263
264     break;
265     case 16:
266         #ifdef DEBUG
267             printf(" [DEBUG-C]---- kTfLiteInt16 -----\\n");
268         #endif
269         push_input_tensor_to_heap(in_t.data.i16,in_t.dims->data
,in_t.dims->size);
270         break;
271     case 32:
272         #ifdef DEBUG
273             printf(" [DEBUG-C]---- kTfLiteInt32 -----\\n");
274         #endif
275         push_input_tensor_to_heap(in_t.data.i32,in_t.dims->data,
in_t.dims->size);
276         break;
277     case 64:
278         #ifdef DEBUG
279             printf(" [DEBUG-C]---- kTfLiteInt64 -----\\n");
280         #endif
281         push_input_tensor_to_heap(in_t.data.i64,in_t.dims->data,
in_t.dims->size);
282         break;
283     }
284 }
285 else { // use fp units
286     switch (bit_width_computation){
287     case 16:
288         if(context->allow_fp32_relax_to_fp16 && NO_FP==3 ){ //
NO_FP==3 -> fp active and bfp active
289             #ifdef DEBUG
290                 printf(" [DEBUG-C]---- kTfLitefloat32 relaxed aka bfp16
-----\\n");
291             #endif
292             push_input_tensor_to_heap(in_t.data.f16,in_t.dims->data
,in_t.dims->size);
293             }
294             break;
295     case 32:
296         #ifdef DEBUG
297             printf(" [DEBUG-C]---- kTfLitefloat32 -----\\n");
298         #endif
299         push_input_tensor_to_heap(in_t.data.f,in_t.dims->data,
in_t.dims->size);
300         break;
301     default:

```

```

302         printf(" [DEBUG-C]---- ERROR! no fp precision defined
-----\n");
303         break;
304     }
305
306     }
307
308     }
309 }
310
311
312 for (int output_index : TfLiteIntArrayView(node->outputs)){
313     auto& out_t= context->tensors[output_index];
314     // get dimesion of tensors
315     // push to python sublayer
316
317     #ifdef DEBUG
318     printf(" [DEBUG - C]--- Invoke of DTPU delegate class getting
output tensors %d--- \n",output_index);
319     #endif
320
321     if (!NO_FP){
322     switch(bit_width_computation){
323     default:
324     case 8:
325         #ifdef DEBUG
326             if(signed_computation){
327                 printf(" [DEBUG-C]---- kTfLiteInt8 -----\n");
328             }else{
329                 printf(" [DEBUG-C]---- kTfLiteUInt8 -----\n");
330             }
331         #endif
332         if(signed_computation){
333             push_output_tensor_to_heap(out_t.data.int8,out_t.dims->data
,out_t.dims->size);
334         }else {
335             push_output_tensor_to_heap(out_t.data.uint8,out_t.dims->
data,out_t.dims->size);
336         }
337
338         break;
339     case 16:
340         #ifdef DEBUG
341             printf(" [DEBUG-C]---- kTfLiteInt16 -----\n");
342         #endif
343         push_output_tensor_to_heap(out_t.data.i16,out_t.dims->
data,out_t.dims->size);
344         break;
345     case 32:

```

```

346     #ifdef DEBUG
347         printf( "[DEBUG-C]---- kTfLiteInt32 -----\\n" );
348     #endif
349     push_output_tensor_to_heap(out_t.data.i32, out_t.dims->
data, out_t.dims->size );
350     break;
351     case 64:
352     #ifdef DEBUG
353         printf( "[DEBUG-C]---- kTfLiteInt64 -----\\n" );
354     #endif
355     push_output_tensor_to_heap(out_t.data.i64, out_t.dims->
data, out_t.dims->size );
356     break;
357 }
358 }
359 else { // use fp units
360     switch (bit_width_computation){
361     case 16:
362         if(context->allow_fp32_relax_to_fp16 && NO_FP==3 ){ //
NO_FP==3 -> fp active and bfp active
363         #ifdef DEBUG
364             printf( "[DEBUG-C]---- kTfLitefloat32 relaxed aka bfp16
-----\\n" );
365         #endif
366         push_output_tensor_to_heap(out_t.data.f16, out_t.dims->
data, out_t.dims->size ); // a uint16 pointer
367     }
368     break;
369     case 32:
370     #ifdef DEBUG
371         printf( "[DEBUG-C]---- kTfLitefloat32 -----\\n" );
372     #endif
373     push_output_tensor_to_heap(out_t.data.f, out_t.dims->
data, out_t.dims->size );
374     break;
375     default:
376         printf( "[DEBUG-C]---- ERROR! no fp precision defined
-----\\n" );
377     break;
378 }
379 }
380 }
381 }
382 }
383 if(time_probe){
384 if(!timespec_get(&ts_end, TIME_UTC)){
385     fprintf(stderr, "error during the acquisition of end time!\\n")
;
386     exit(-1);

```

```

387     }
388     // update average and execution time
389     avg_time_data_exchange+=ts_end.tv_sec*1000 + ((double)ts_end.
tv_nsec)/1000000 - ts_start.tv_sec*1000 - ((double)ts_start.
tv_nsec)/1000000;
390
391     n_execution++;
392     }
393
394     if(time_probe){
395     if(!timespec_get(&ts_start, TIME_UTC)){
396         fprintf(stderr, "error during the acquisition of end time!\n")
;
397         exit(-1);
398     }
399     }
400     if(Invoke_p(only_con2d, curr_input)){
401     if(time_probe){
402     if(!timespec_get(&ts_end, TIME_UTC)){
403         fprintf(stderr, "error during the acquisition of end time!\n")
;
404         exit(-1);
405     }
406     avg_time_delegate+=ts_end.tv_sec*1000 + ((double)ts_end.tv_nsec
)/1000000 - ts_start.tv_sec*1000 - ((double)ts_start.tv_nsec)
/1000000;
407     }
408     return kTfLiteOk;
409     }
410     return kTfLiteError ;
411     }
412
413 };
414
415
416 TfLiteStatus SelectDataTypeComputation(int data_type ){
417 #ifdef DEBUG
418     printf(" [DEBUG - C]--- SelectDataTypeComputation of DTPU delegate
class --- \n");
419 #endif
420     int precision= data_type & 0x000f;
421     signed_computation= ((data_type & 0x00100)>>8)==1 ? true : false;
422
423     NO_FP= (data_type & 0x060)>>5;
424     switch(precision){
425     default:
426     case 1: //INT8
427         bit_width_computation=8;
428         break;

```



```

429     case 3: //INT16
430         bit_width_computation=16;
431         break;
432     case 7: //INT32
433         bit_width_computation=32;
434         break;
435     case 15: //INT64
436         bit_width_computation=64;
437         break;
438     }
439     // check compatibilyt of signed and unsigned
440     if(signed_computation && bit_width_computation!=8){
441         printf("ERROR-> signed/unsigned distinction is only compatible
442         with 8 bit computation");
443         return kTfLiteError;
444     }
445     if(SelectDataTypeComputation_p(data_type) ){
446         return kTfLiteOk;
447     }
448     return kTfLiteError ;
449 }
450 TfLiteStatus ResetHardware( ){
451 #ifdef DEBUG
452     printf("[DEBUG - C]--- Reset underlaying hardware --- \n");
453 #endif
454     if(ResetHardware_p()){
455         return kTfLiteOk;
456     }
457     return kTfLiteError ;
458 }
459 }
460
461 // Create the TfLiteRegistration for the Kernel node which will
462 // replace
463 // the subgraph in the main TfLite graph.
464 TfLiteRegistration GetMyDelegateNodeRegistration() {
465     // This is the registration for the Delegate Node that gets added
466     // to
467     // the TFLite graph instead of the subGraph it replaces.
468     // It is treated as a an OP node. But in our case
469     // Init will initialize the delegate
470     // Invoke will run the delegate graph.
471     // Prepare for preparing the delegate.
472     // Free for any cleaning needed by the delegate.
473 #ifdef DEBUG
474     printf("[DEBUG - C] --- get delegate node registration function
475     ---\n");
476 #endif

```

```

474 TfliteRegistration kernel_registration;
475 kernel_registration.builtin_code = kTfliteBuiltinDelegate;
476 kernel_registration.custom_name = "DTPU_delegate";
477 kernel_registration.free = [](TfliteContext* context, void* buffer)
    -> void {
478     delete reinterpret_cast<DTPU_delegate*>(buffer);
479 };
480 kernel_registration.init = [](TfliteContext* context, const char*
    buffer,
481                               size_t) -> void* {
482     // In the node init phase, initialize MyDelegate instance
483     const TfliteDelegateParams* delegate_params =
484         reinterpret_cast<const TfliteDelegateParams*>(buffer);
485     DTPU_delegate* my_delegate = new DTPU_delegate;
486     if (!my_delegate->Init(context, delegate_params)) {
487         return nullptr;
488     }
489     return my_delegate;
490 };
491 kernel_registration.invoke = [](TfliteContext* context,
492                                 TfliteNode* node) -> TfliteStatus
    {
493     DTPU_delegate* kernel = reinterpret_cast<DTPU_delegate*>(node->
        user_data);
494     return kernel->Invoke(context, node);
495 };
496 kernel_registration.prepare = [](TfliteContext* context,
497                                 TfliteNode* node) -> TfliteStatus
    {
498     DTPU_delegate* kernel = reinterpret_cast<DTPU_delegate*>(node->
        user_data);
499     return kernel->Prepare(context, node);
500 };
501
502 return kernel_registration;
503 }
504
505 // TfliteDelegate methods
506 // interface to tensorflow runtime
507 TfliteStatus DelegatePrepare(TfliteContext* context, TfliteDelegate*
    delegate) {
508     // Claim all nodes that can be evaluated by the delegate and ask
    the
509     // framework to update the graph with delegate kernel instead.
510     // Reserve 1 element, since we need first element to be size.
511 #ifdef DEBUG
512     printf("[DEBUG - C] —— preparing the delegate ——\n");
513 #endif
514     std::vector<int> supported_nodes(1);

```

```

515 TfLiteIntArray* plan;
516 TF_LITE_ENSURE_STATUS(context->GetExecutionPlan(context, &plan));
517 TfLiteNode* node;
518 TfLiteRegistration* registration;
519 for (int node_index : tflite::TfLiteIntArrayView(plan)) {
520     TF_LITE_ENSURE_STATUS(context->GetNodeAndRegistration(
521         context, node_index, &node, &registration));
522     if (DTPU_delegate::SupportedOp(registration)) {
523         supported_nodes.push_back(node_index);
524     }
525 }
526 // Set first element to the number of nodes to replace.
527 supported_nodes[0] = supported_nodes.size() - 1;
528 TfLiteRegistration my_delegate_kernel_registration =
529     GetMyDelegateNodeRegistration();
530
531 // This call split the graphs into subgraphs, for subgraphs that
532 // can be
533 // handled by the delegate, it will replace it with a
534 // 'my_delegate_kernel_registration'
535 return context->ReplaceNodeSubsetsWithDelegateKernels(
536     context, my_delegate_kernel_registration,
537     reinterpret_cast<TfLiteIntArray*>(supported_nodes.data()),
538     delegate);
539 }
540
541 void FreeBufferHandle(TfLiteContext* context, TfLiteDelegate*
542     delegate,
543     TfLiteBufferHandle* handle) {
544     #ifdef DEBUG
545     printf("[DEBUG - C]--- Do any cleanups---\n");
546     #endif
547     FreeBufferHandle_p();
548 }
549
550 TfLiteStatus CopyToBufferHandle(TfLiteContext* context,
551     TfLiteDelegate* delegate,
552     TfLiteBufferHandle buffer_handle,
553     TfLiteTensor* tensor) {
554     #ifdef DEBUG
555     printf("[DEBUG - C]--- Copies data from tensor to delegate buffer
556         if needed.----\n");
557     #endif
558     if(CopyToBufferHandle_p()){
559         return kTfLiteOk;
560     }
561     return kTfLiteError;
562 }

```

```

560
561 TfLiteStatus CopyFromBufferHandle(TfLiteContext* context,
562                                   TfLiteDelegate* delegate,
563                                   TfLiteBufferHandle buffer_handle,
564                                   TfLiteTensor* tensor) {
565     #ifdef DEBUG
566     printf(" [DEBUG - C]---Copies the data from delegate buffer into the
567           tensor raw memory-----\n");
568     #endif
569     if (CopyFromBufferHandle_p()) {
570         return kTfLiteOk;
571     }
572     return kTfLiteError;
573 }
574
575 TfLiteStatus activate_time_probe(bool activate){
576     #ifdef DEBUG
577     printf(" [DEBUG-C]---- activating time probes ----\n");
578     #endif
579     if (!time_probe && activate){
580         time_probe=true;
581         #ifdef DEBUG
582         printf(" [DEBUG-C]---- activated time probes ----\n");
583         #endif
584         activate_time_probe_p(activate);
585     } else{
586         printf("ATTENTION! Time probes are not active\n");
587     }
588     return kTfLiteOk;
589 }
590
591
592
593 TfLiteStatus print_execution_stats(){
594     #ifdef DEBUG
595     printf(" [DEBUG - C]----- printing time probes of the library -----\n");
596     #endif
597     printf("If you are seeing too many zeros you probably did not set
598           the time probes variable to true!\n");
599
600     // print c time probes
601     printf("Overall time of delegate invoke: %3f [ms]\n",
602           avg_time_delegate/n_execution);
603     printf("Data exchange between interfaces (C->Python->C): %3f [ms]\n",
604           avg_time_data_exchange/n_execution);
605
606     // print python time probes

```

```

604     if (print_python_time_probes()) {
605         return kTfLiteOk;
606     }
607     return kTfLiteError;
608 }
609 }
610
611 TfLiteStatus measure_power_consumption() {
612 #ifdef DEBUG
613     printf(" [DEBUG - C]---Measuring power consumption of the
614           accelerator during invoke ----\n");
615 #endif
616     if (start_power_consumption()) {
617         return kTfLiteOk;
618     }
619     return kTfLiteError;
620 }
621
622 TfLiteStatus print_power_consumption() {
623 #ifdef DEBUG
624     printf(" [DEBUG - C]---Printing power consumption of the accelerator
625           during invoke ----\n");
626 #endif
627     if (print_power_consumption_p()) {
628         return kTfLiteOk;
629     }
630     return kTfLiteError;
631 }
632
633 // instantiate the delegate, it returns null if there is an error
634 TfLiteDelegate * tflite_plugin_create_delegate(
635 //char** argv, char** argv2, size_t argc, void (*report_error)(const
636 //char *) )
637 {
638     TfLiteDelegate* delegate = new TfLiteDelegate;
639
640     delegate->data_ = nullptr;
641     delegate->flags = kTfLiteDelegateFlagsNone;
642     delegate->Prepare = &DelegatePrepare;
643     // This cannot be null.
644     delegate->CopyFromBufferHandle = &CopyFromBufferHandle;
645     // This can be null.
646     delegate->CopyToBufferHandle = &CopyToBufferHandle;
647     // This can be null.
648     delegate->FreeBufferHandle = &FreeBufferHandle;
649     // load overlay
650     load_overlay();
651 #ifdef DEBUG

```

```
650     printf("[DEBUG - C] ----the delegate method of DTPU is born for
        TensorFlow %s----\n",TF_Version());
651 #endif
652     return delegate;
653 }
654
655
656 void tflite_plugin_destroy_delegate(void * delegate_op , void *
        argtypes) {
657 // destroy the delegate
658 TfLiteDelegate * delegate= (TfLiteDelegate *) delegate_op;
659 #ifdef DEBUG
660 printf("[DEBUG - C]-----cleaning memory -> callback of python
        function----\n");
661 #endif
662 if (!destroy_p()) {
663     printf("ERROR IN FREEING BUFFERS!");
664 }
665 //free(argtypes);
666 free(delegate);
667 }
668 #ifdef __cplusplus
669 } // extern "C"
670 #endif
```

Frozen python code in the accelerator library:

../dtpu/software/DTPU_delegate.py

```

1 from dtpu_lib import ffi
2 from pynq import Overlay
3 from pynq import allocate
4 from pynq import MMIO
5 from pynq import Xlnk
6 from pynq.lib import dma
7 import numpy as np
8 import math
9 import _thread
10 import sys
11 import time
12 import struct # see https://docs.python.org/3/library/struct.html#
    struct-examples
13 _DEBUG_PRINT=True
14 _TIME_PROBES=False
15 #####
16 ##### memory map of xadc #####
17 #####
18 C_BASEADDRESS=0x43C10000 #
19 SRR= 0x0 # w software reset register
20 SR= 0x04 # r status register
21 AOSR= 0x08 # r allarm output status register
22 CONVSTR= 0x0C # w Bit[0] = ADC convert start register (3) Bit[1] =
    Enable temperature update logic Bit[17:2] = Wait cycle for
    temperature update
23 SYSMONRR=0x10 # w xadc hard macro reset register
24 GIER=0x5C # rw global interrupt enable register
25 IPISR=0x60 # r toggle on write ip interrupt status register
26 IPIER=0x68 # rw ip interrupt enable register
27 TEMPERATURE=0x200 # The 12-bit Most Significant Bit (MSB) justified
    result of on-device temperature measurement is stored in this
    register
28 VCC_INT=0x204 # The 12-bit MSB justified result of on-device V CCINT
    supply monitor measurement is stored in this register.
29 VCC_AUX=0x208 # The 12-bit MSB justified result of on-device V CCAUX
    Data supply monitor measurement is stored in this register
30 VP_VN=0x20C # rw When read: The 12-bit MSB justified result of A/D
    conversion on the dedicated analog input channel (Vp/Vn) is stored
    in this register. When written: Write to this register resets
    theXADC hard macro
31 VREF_P=0x210 # r The 12-bit MSB justified result of A/D conversion on
    the reference input V REFP is stored in this register.
32 VREF_N= 0x214 #r The 12-bit MSB justified result of A/D conversion on
    the reference input V REFN is stored in this register.
33 VCC_BRAM= 0x218 # r The 12-bit MSB justified result of A/D conversion
    on the reference input V BRAM is stored in this register

```

```

34 SUPPLY_A_OFFSET=0x220 # r The calibration coefficient for the supply
    sensor offset of ADC A is stored in this register
35 ADC_A_OFFSET= 0x224 # r The calibration coefficient for the ADC A
    offset calibration is stored in this register.
36 ADC_A_GAIN_ERR=0x228 # r The calibration coefficient for the gain
    error of ADC A is stored in this register.
37 DEV_CORE_SUPPLY=0x234 #r The VCCINT of PSS core supply. Present
    only on Zynq-7000 devices.
38 DEV_AUX_CORE_SUPPLY=0x238 # r The VCCAUX of PSS core supply. Present
    only on Zynq-7000 devices.
39 DEV_CORE_MEM_SUPPLY=0x23C # r The VCCMEM of PSS core supply. Present
    only on Zynq-7000 devices
40 # v axux p/n
41 V_AUX_0= 0x240 #r The 12-bit MSB justified result of A/D conversion
    on the auxiliary analog input 0 is stored in this register.
42 V_AUX_1= 0x244 #r
43 V_AUX_2= 0x248 #r
44 V_AUX_3= 0x24C #r
45 V_AUX_4= 0x250 #r
46 V_AUX_5= 0x254 #r
47 V_AUX_6= 0x258 #r
48 V_AUX_7= 0x25C #r
49 V_AUX_8= 0x260 #r
50 V_AUX_9= 0x264 #r
51 V_AUX_10= 0x268 #r
52 V_AUX_11= 0x26C #r
53 V_AUX_12= 0x270 #r
54 V_AUX_13= 0x274 #r
55 V_AUX_14= 0x278 #r
56 V_AUX_15= 0x27C #r
57 ## value of 12 bit msb
58 MAX_TMP= 0x280 # r
59 MAX_VCC_INT= 0x284 # r
60 MAX_VCC_AUX= 0x288 # r
61 MAV_V_BRAM= 0x28C # r
62 MIN_TMP= 0x290 # r
63 MIN_VCC_INT= 0x294 # r
64 MIN_VCC_AUX= 0x298 # r
65 MIN_V_BRAM=0x29C # r
66 MAX_VCC_PINT= 0x2A0 # r
67 MAX_VCC_PAUX= 0x2A4 # r
68 MAX_VCC_DDRO= 0x2A8 # r
69 MIN_VCC_PINT= 0x2b0 # r
70 MIN_VCC_PAUX= 0x2b4 # r
71 MIN_VCC_DDRO= 0x2b8 # r
72 SUPPLY_B_OFFSET= 0x2C0 # r The calibration coefficient for the supply
    sensor offset of ADC A is stored in this register
73 ADC_B_OFFSET= 0x2C4 # r The calibration coefficient for the ADC A
    offset calibration is stored in this register.

```

```

74 | ADC_B_GAIN_ERR= 0x2C8 # r The calibration coefficient for the gain
    | error of ADC A is stored in this register.
75 | FLAGS=0x2FC # The 16-bit register gives general status information of
    | ALARM, Over Temperature (OT), Disable XADC information. Whether
    | the XADC is using the internal reference voltage or external
    | reference voltage is also p
76 | CONF_REG_0=0x300 # rw
77 | CONF_REG_1=0x304 # rw
78 | CONF_REG_2=0x308 # rw
79 | SEQ_REG_0= 0x320 # r/w adc channel selection
80 | SEQ_REG_1= 0x324 # r/w adc channel selection
81 | SEQ_REG_2= 0x328 # r/w adc channel average enable
82 | SEQ_REG_3= 0x32C # r/w adc channel average enable
83 | SEQ_REG_4= 0x330 # r/w adc channel analog input mode
84 | SEQ_REG_5= 0x334 # r/w adc channel analog input mode
85 | SEQ_REG_6= 0x338 # r/w adc channel acquisition
86 | SEQ_REG_7= 0x33C # r/w adc channel acquisition
87 | ALLARM_THRESHOLD_0= 0x340 #rw The 12bit MSB justified alarm threshold
    | register 0 Temperature Upper
88 | ALLARM_THRESHOLD_1= 0x344 #rw he 12bit MSB justified alarm threshold
    | register 1 V CCINT Upper
89 | ALLARM_THRESHOLD_2= 0x348 #rw The 12bit MSB justified alarm threshold
    | register 2 V CCAUX Upper
90 | ALLARM_THRESHOLD_3= 0x34C #rw the 12bit MSB justified alarm threshold
    | register 3 T Upper
91 | ALLARM_THRESHOLD_4= 0x350 #rw the 12bit MSB justified alarm threshold
    | register 4 Temperature Lower
92 | ALLARM_THRESHOLD_5= 0x354 #rw the 12bit MSB justified alarm
    | threshold register 5 V CCINT Lower
93 | ALLARM_THRESHOLD_6= 0x358 #rw The 12bit MSB justified alarm threshold
    | register 6 V CCAUX Lower
94 | ALLARM_THRESHOLD_7= 0x35C # rw The 12bit MSB justified alarm
    | threshold register 7 OT Lower
95 | ALLARM_THRESHOLD_8= 0x360 # rw The 12bit MSB justified alarm
    | threshold register 8 VBRAM Upper
96 | ALLARM_THRESHOLD_9= 0x364 # rw The 12bit MSB justified alarm
    | threshold register 9 V CCPint Upper This register is only on Zynq
    | -7000 devices.
97 | ALLARM_THRESHOLD_10= 0x368 # rw The 12bit MSB justified alarm
    | threshold register 10 V CCPaux Upper This register is only on
    | Zynq-7000 devices
98 | ALLARM_THRESHOLD_11= 0x36C # rw The 12bit MSB justified alarm
    | threshold register 11 CCDDRO Upper This register is only on Zynq
    | -7000 devic
99 | ALLARM_THRESHOLD_12= 0x370 # rw he 12bit MSB justified alarm
    | threshold register 12 VBRAM Lower
100 | ALLARM_THRESHOLD_13= 0x374 # rw The 12Bit MSB justified alarm
    | threshold register 13 V CCPint Lower This register is only on Zynq
    | -7000 devices

```

```

101 ALLARM_THRESHOLD_14= 0x378 # rw The 12bit MSB justified alarm
    threshold register 14 V CCPaux Lower This register is only on Zynq
    -7000 devices
102 ALLARM_THRESHOLD_15= 0x37C # rw he 12bit MSB justified alarm
    threshold register 15 v CCDDRO Lower This register is only on Zynq
    -7000 devices
103 #####
104 ##### MEMORY MAP of acceleratro #####
105 #####
106 BASE_ADDRESS_ACCELERATOR=0x43C00000
107 ADDRESS_RANGE_ACCELERATOR=0x10000
108 # address reg offset
109 CTRL =0x0000
110 STATUS =0x0004
111 IARG_RQT_EN =0x0010
112 OARG_RQT_EN =0x0014
113 CMD =0x0028
114 OARG_LENGTH_MODE =0x003C
115 ISCALAR_FIFO_RST =0x0040
116 OSCALAR_FIFO_RST =0x0044
117 ISCALAR_RQT_EN =0x0048
118 OSCALAR_RQT_EN =0x004C
119 ISCALAR0_DATA =0x0080
120 ISCALAR1_DATA =0x0084
121 ISCALAR2_DATA =0x0088
122 ISCALAR3_DATA =0x008C
123 ISCALAR4_DATA =0x0090
124 ISCALAR5_DATA =0x0094
125 ISCALAR6_DATA =0x0098
126 ISCALAR7_DATA =0x009C
127 ISCALAR8_DATA =0x00A0
128 ISCALAR9_DATA =0x00A4
129 ISCALAR10_DATA=0x00A8
130 ISCALAR11_DATA =0x00AC
131 ISCALAR12_DATA =0x00B0
132 ISCALAR13_DATA =0x00B4
133 ISCALAR14_DATA =0x00B8
134 ISCALAR15_DATA =0x00BC
135 OSCALAR0_DATA =0x00C0
136 OSCALAR1_DATA =0x00C4
137 OSCALAR2_DATA =0x00C8
138 OSCALAR3_DATA =0x00CC
139 OSCALAR4_DATA =0x00D0
140 OSCALAR5_DATA =0x00D4
141 OSCALAR6_DATA =0x00D8
142 OSCALAR7_DATA =0x00DC
143 IARG0_STATUS =0x0100
144 IARG1_STATUS =0x0104
145 IARG2_STATUS =0x0108

```

```
146 IARG3_STATUS =0x010C
147 IARG4_STATUS =0x0110
148 IARG5_STATUS =0x0114
149 IARG6_STATUS =0x0118
150 IARG7_STATUS =0x011C
151 OARG0_STATUS =0x0140
152 OARG1_STATUS =0x0144
153 OARG2_STATUS =0x0148
154 OARG3_STATUS =0x014C
155 OARG4_STATUS =0x0150
156 OARG5_STATUS =0x0154
157 OARG6_STATUS =0x0158
158 OARG7_STATUS =0x015C
159 ISCALAR0_STATUS =0x0180
160 ISCALAR1_STATUS =0x0184
161 ISCALAR2_STATUS =0x0188
162 ISCALAR3_STATUS =0x018C
163 ISCALAR4_STATUS =0x0190
164 ISCALAR5_STATUS =0x0194
165 ISCALAR6_STATUS =0x0198
166 ISCALAR7_STATUS =0x019C
167 ISCALAR8_STATUS =0x01A0
168 ISCALAR9_STATUS =0x01A4
169 ISCALAR10_STATUS =0x01A8
170 ISCALAR11_STATUS =0x01AC
171 ISCALAR12_STATUS =0x01B0
172 ISCALAR13_STATUS =0x01B4
173 ISCALAR14_STATUS =0x01B8
174 ISCALAR15_STATUS =0x01BC
175 OSCALAR0_STATUS =0x01C0
176 OSCALAR1_STATUS =0x01C4
177 OSCALAR2_STATUS =0x01C8
178 OSCALAR3_STATUS =0x01CC
179 OSCALAR4_STATUS =0x01D0
180 OSCALAR5_STATUS =0x01D4
181 OSCALAR6_STATUS =0x01D8
182 OSCALAR7_STATUS =0x01DC
183 OSCALAR8_STATUS =0x01E0
184 OSCALAR9_STATUS =0x01E4
185 OSCALAR10_STATUS =0x01E8
186 OSCALAR11_STATUS =0x01EC
187 OSCALAR12_STATUS =0x01F0
188 OSCALAR13_STATUS =0x01F4
189 OSCALAR14_STATUS =0x01F8
190 OSCALAR15_STATUS =0x01FC
191 OARG0_LENGTH =0x0200
192 OARG1_LENGTH =0x0204
193 OARG2_LENGTH =0x0208
194 OARG3_LENGTH =0x020C
```

```

195 OARG4_LENGTH =0x0210
196 OARG5_LENGTH =0x0214
197 OARG6_LENGTH =0x0218
198 OARG7_LENGTH =0x021C
199 OARG0_TDEST =0x0240
200 OARG1_TDEST =0x0244
201 OARG2_TDEST =0x0248
202 OARG3_TDEST =0x024C
203 OARG4_TDEST =0x0250
204 OARG5_TDEST =0x0254
205 OARG6_TDEST =0x0258
206 OARG7_TDEST =0x025C
207 #####
208 #####          CSR DEFINITIONS          #####
209 #####          MEMORY MAP                #####
210 #####          bitwidth 8                #####
211 #####          see csr_definition.vh      #####
212 #####
213 ARITHMETIC_PRECISION=0
214 FP_MODE=1
215 BATCH_SIZE=2 # aka active rows
216 TRANSPARENT_DELAY_REGISTER=3
217 DEBUG=4
218 TEST_OPTIONS=5
219 ACTIVATE_CHAIN=0x1
220 INT8=0x1
221 INT16=0x3
222 INT32=0x7
223 INT64=0xF
224 # precision of fp computation is tuned using the
225 # integer precision
226 ACTIVE_FP=1
227 ACTIVE_BFP=0x03
228 ROUNDING=0x00
229 NO_FP=0x00
230 SIGNED=0x1
231 NO_SIGNED=0x0
232 WMEM_STARTING_ADDRESS=0 #32 MSB
233 #####
234 ##### accelerator adapter command #####
235 #####
236 CMD_UPDATE_IN_ARG=0x0
237 CMD_UPDATE_OUT_ARG=0x1
238 CMD_EXECUTE_STEP=0x2
239 CMD_EXECUTE_CONTINUOUS=0x4
240 CMD_STOP_EXECUTE_CONTINUOUS=0x5
241 #####
242 BASE_ADDRESS_INTC=0x40800000
243 ADDRESS_RANGE_INTC=0x10000

```

```
244 BASE_ADDRESS_DMA_INFIFO=0x40400000
245 ADDRESS_RANGE_DMA_INFIFO=0x10000
246 BASE_ADDRESS_DMA_WM=0x40410000
247 ADDRESS_RANGE_DMA_WM=0x10000
248 accelerator=None
249 infifo_buffer_transfer=None
250 output_fifo_buffer=None
251 weight_buffer=None
252 csr_buffer=None
253 overlay=None
254 driver_csr=None
255 driver_wm=None
256 driver_fifo_in=None
257 driver_fifo_out=None
258 #####
259 ### DESIGN DEPENDENT DEFINITION #####
260 #####
261 WMEM_SIZE=16384 # 1Mbytes
262 CSRMEM_SIZE=1024
263 INFIFO_SIZE=2048 #1Kbytes
264 OUTFIFO_SIZE=2048 #1Kbytes
265 ROWS=0
266 COLUMNS=0
267 DATAWIDTH=64
268 BUFFER_DEPTH=2
269 output_size=0
270 input_size=0
271 tot_size_weight=0
272 tot_size_input=0
273 tot_size_output=0
274 curr_data_precision=INT8
275 curr_bitwidth_data_computation=8
276 PACK_TYPE="b" # default is 1 byte signed for integer lower case ->
    signed upper case-> unsigned
277 DTYPE_NP=np.uint8
278 FP=False
279 BFP=False
280 size_tot=0
281 num_weight=0
282 global_iteration=1 ## at least one execution of the tensor
    accelerator
283 global_iteration_shift_wm=[]
284 weight_tensors=[]
285 input_tensors=[]
286 output_tensors=[]
287 output_tensors_p=[]
288 weight_buffer_multiple=[]
289 index_wm=0
290 class Tensor:
```

```

291     def __init__(self, data, tot_dim, size_l):
292         self.tot_dim=tot_dim
293         self.data=data
294         self.size_l=size_l
295     filter_height=0
296     filter_width=0
297     #####
298     ##### time probes #####
299     #####
300     avg_hw_execution=0.0
301     n_execution=0
302     avg_hw_execution_internal=0.00
303     n_execution_internal=0
304     #####
305     ##### XADC #####
306     #####
307     xadc_mon=None
308     #####
309     ##### Retrieve and display power consumption #####
310     ##### Supply sensor: Vccint, Vccaux, Vccbram #####
311     ##### Vccpint, Vccpaux, Vcc0ddr #####
312     ##### Nominal values of resistances and Vcc #####
313     #####
314     # from vivado report power
315     # [V]
316     vcc_pl_int_nom=1.00
317     vcc_pl_aux_nom=1.80
318     vcc_pl_bram_nom= 1.00
319     vcc_ps_int_nom=1.80
320     vcc_ps_aux_nom=1.80
321     vcc_ddr_nom=1.50
322     # equivalent series resitstances of capacitor -> worst case
323     # [ohm]
324     r_pl_int=225
325     r_pl_aux=300
326     r_pl_bram=225
327     r_ps_int=225
328     r_ps_aux=400
329     r_ddr= 0.005
330     n_sample=1
331     ps_power=0
332     pl_power=0
333     mem_power=0
334     ps_power_max=sys.float_info.min
335     pl_power_max=sys.float_info.min
336     mem_power_max=sys.float_info.min
337     ps_power_min=sys.float_info.max
338     pl_power_min=sys.float_info.max
339     mem_power_min=sys.float_info.max

```

```

340 tmp_max=sys.float_info.min
341 tmp_min=sys.float_info.max
342 tmp_avg=0.00
343
344 def sample_power( threadName, delay):
345     global ps_power
346     global pl_power
347     global mem_power
348     global n_sample
349     global xadc_mon
350     global vcc_ps_aux_nom
351     global ps_power_max
352     global pl_power_max
353     global mem_power_max
354     global ps_power_min
355     global pl_power_min
356     global mem_power_min
357     global tmp_max
358     global tmp_min
359     global tmp_avg
360     while True:
361         time.sleep(0.8/1000)
362         vcc_pl_int=( xadc_mon.read(VCC_INT) & 0x0000FFF0) >> 4
363         vcc_pl_int= (vcc_pl_int* vcc_ps_aux_nom) / 4096
364         vcc_pl_aux=( xadc_mon.read(VCC_AUX) & 0x0000FFF0) >> 4
365         vcc_pl_aux= (vcc_pl_aux* vcc_ps_aux_nom) / 4096
366         vcc_pl_bram= ( xadc_mon.read(VCC_BRAM) & 0x0000FFF0) >> 4
367         vcc_pl_bram= (vcc_pl_bram* vcc_ps_aux_nom) / 4096
368         vcc_ps_int= ( xadc_mon.read(DEV_CORE_SUPPLY) & 0x0000FFF0) >> 4
369         vcc_ps_int= (vcc_ps_int* vcc_ps_aux_nom) / 4096
370         vcc_ps_aux=( xadc_mon.read(DEV_AUX_CORE_SUPPLY) & 0x0000FFF0) >>
371         4
372         vcc_ps_aux= (vcc_ps_aux* vcc_ps_aux_nom) / 4096
373         vcc_ddr= ( xadc_mon.read(DEV_CORE_MEM_SUPPLY) & 0x0000FFF0) >> 4
374         vcc_ddr= (vcc_ddr* 3) / 4096
375         n_sample+=1
376         ps_power_i=((vcc_ps_int_nom-vcc_ps_int)/r_ps_int)*vcc_ps_int_nom
377         + ((vcc_ps_aux_nom-vcc_ps_aux)/r_ps_aux)*vcc_ps_aux_nom
378         pl_power_i= ((vcc_pl_int_nom-vcc_pl_int)/r_pl_int)*vcc_pl_int_nom
379         + ((vcc_pl_aux_nom-vcc_pl_aux)/r_pl_aux)*vcc_pl_aux_nom + ((
380         vcc_pl_bram_nom-vcc_pl_bram)/r_pl_bram)*vcc_pl_bram_nom
381         mem_power_i=((vcc_ddr-vcc_ddr_nom)/r_ddr)*vcc_ddr
382         ## update max
383         if pl_power_i > pl_power_max:
384             pl_power_max=pl_power_i
385         if ps_power_i > ps_power_max:
386             ps_power_max=ps_power_i
387         if mem_power_i > mem_power_max:
388             mem_power_max=mem_power_i

```

```

385 #update min
386 if pl_power_i < pl_power_min:
387     pl_power_min=pl_power_i
388 if ps_power_i < ps_power_min:
389     ps_power_min=ps_power_i
390 if mem_power_i < mem_power_min:
391     mem_power_min=mem_power_i
392 ## update values for the averages
393 ps_power+=ps_power_i
394 pl_power+=pl_power_i
395 mem_power+=mem_power_i
396 # temperature
397 tmp=( xadc_mon.read(TEMPERATURE) & 0x0000FFF0) >> 4
398 tmp=(tmp* 503.975)/4096 - 273.15
399 ## update max
400 if tmp > tmp_max:
401     tmp_max=tmp
402 ## update min
403 if tmp < tmp_min:
404     tmp_min=tmp
405 tmp_avg+=tmp
406
407 #####
408 ##### LOAD DESIGN #####
409 #####
410 @ffi.def_extern()
411 def load_overlay():
412     global accelerator
413     global overlay
414     global xadc_mon
415     global ROWS
416     global COLUMNS
417     global ps_power
418     global pl_power
419     global mem_power
420     global ps_power_max
421     global pl_power_max
422     global mem_power_max
423     global ps_power_min
424     global pl_power_min
425     global mem_power_min
426     global tmp_max
427     global tmp_min
428     global tmp_avg
429     ## modify this part for choosing a different overlay and recompile
430     the library
431     f_clk="30mhz"
432     datawidth="only_integer8"
433     mxu_size="mxu_8x8"

```



```

433 ROWS=8
434 COLUMNS=8
435 print("Hardware design space points",f_clk," ", " ", mxu_size, " ",
      datawidth)
436 overlay = Overlay("/home/xilinx/dtpu_configurations/"+datawidth+"/"+
      +f_clk+"/"+ + mxu_size+"/pynqz2.bit") # tcl is also parsed
437 overlay.download() # Explicitly download bitstream to PL
438 if overlay.is_loaded():
439     # Checks if a bitstream is loaded
440     if _DEBUG_PRINT: print(" [DEBUG- PYTHON] ——overlay is loaded ——
      ")
441 else :
442     if _DEBUG_PRINT: print(" [DEBUG- PYTHON] —— overlay is not
      loaded——")
443     exit(-1)
444 if overlay.monitor is not None:
445     xadc_mon=overlay.monitor.xadc_wiz_0_0
446     xadc_mon.write(SRR,0x0000000A) # reset
447 else:
448     print("ERROR NO XADC")
449 if overlay.dtpu is not None:
450     accelerator=overlay.dtpu.axis_accelerator_ada
451 else:
452     print("ERROR NO ACCELERATOR")
453     exit(-1)
454 overlay.reset()
455 # clean power variable
456 n_sample=1
457 ps_power=0
458 pl_power=0
459 mem_power=0
460 ps_power_max=sys.float_info.min
461 pl_power_max=sys.float_info.min
462 mem_power_max=sys.float_info.min
463 ps_power_min=sys.float_info.max
464 pl_power_min=sys.float_info.max
465 mem_power_min=sys.float_info.max
466 tmp_max=sys.float_info.min
467 tmp_min=sys.float_info.max
468 tmp_avg=0.00
469
470
471 @ffi.def_extern()
472 def Init_p(tot_tensors,input_tens_size,output_tens_size):
473     global accelerator
474     global overlay
475     global size_tot
476     global input_size
477     global output_size

```

```

478 global avg_hw_execution
479 global n_execution
480 global avg_hw_execution_internal
481 global n_execution_internal
482 global tmp_avg
483 if _DEBUG_PRINT: print("[DEBUG - PYTHON] --- Init p function ---")
484 ## soft reset and accelerator configuration
485 accelerator.write(CTRL,0x00000001)
486 accelerator.write(CTRL,0x00000000)
487 accelerator.write(IARG_RQT_EN,0x000000007) ## all data avialable
488     csr, weights and data
489 accelerator.write(OARG_LENGTH_MODE,0x00000001) # software mode
490 accelerator.write(OARG0_LENGTH,OUTFIFO_SIZE) # size outfifo
491 accelerator.write(ISCALAR_RQT_EN,0) # NO input SCALAR
492 accelerator.write(OSCALAR_RQT_EN,0) # no output scalar
493 accelerator.write(OARG0_TDEST,0) # only one output
494 size_tot=tot_tensors
495 if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- total tensors",size_tot,"
496     ---")
497 input_size=input_tens_size
498 if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- int tensors",input_size,"
499     ---")
500 output_size=output_tens_size
501 if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- out tensors",
502     output_tens_size,"---")
503 n_execution=0
504 avg_hw_execution=0.00
505 avg_hw_execution_internal=0.00
506 n_execution_internal=0
507 tmp_avg=0.00
508 return True
509
510 @ffi.def_extern()
511 def SelectDataTypeComputation_p(data_type):
512     global curr_data_precision
513     global curr_bitwidth_data_computation
514     global PACK_TYPE
515     global FP
516     global BFP
517     global DTYPE_NP
518     if _DEBUG_PRINT: print("[DEBUG - PYTHON ] ---
519         SelectDataTypeComputation DTPU class ---")
520     if data_type!=0:
521         #case switch
522         if ((data_type)&0x00000f)==INT8:
523             curr_data_precision=INT8
524             curr_bitwidth_data_computation=8
525         if (data_type&0x00100)==SIGNED:

```

```

522     PACK_TYPE="b"
523     DTYPE_NP=np.int8
524     else:
525         PACK_TYPE="B"
526         DTYPE_NP=np.uint8
527     elif ((data_type)&0x00000f)==INT16:
528         curr_data_precision=INT16
529         curr_bitwidth_data_computation=16
530         if (data_type&0x00100)==SIGNED:
531             PACK_TYPE="h"
532             DTYPE_NP=np.int16
533         else:
534             PACK_TYPE="H"
535             DTYPE_NP=np.uint16
536     elif ((data_type)&0x00000f)==INT32:
537         curr_data_precision=INT32
538         curr_bitwidth_data_computation=32
539         if (data_type&0x00100)==SIGNED:
540             PACK_TYPE="i"
541             DTYPE_NP=np.int32
542         else:
543             PACK_TYPE="I"
544             DTYPE_NP=np.uint32
545     elif ((data_type)&0x00000f)==INT64:
546         curr_data_precision=INT64
547         curr_bitwidth_data_computation=64
548         if (data_type&0x00100)==SIGNED:
549             PACK_TYPE="q"
550             DTYPE_NP=np.int64
551         else:
552             PACK_TYPE="Q"
553             DTYPE_NP=np.uint64
554     else:
555         print("ERROR PYTHON! Setting the Data type of computation")
556     # floating point check
557     if ((data_type & 0x000060)>> 5)==ACTIVE_FP:
558         FP=True
559         BFP=False
560         PACK_TYPE="f"
561         DTYPE_NP=np.float32
562     elif ((data_type & 0x000060)>> 5)==ACTIVE_BFP:
563         FP=True
564         BFP=True
565         PACK_TYPE="e"
566         DTYPE_NP=np.uint16 ## accroding to tensorflow bfp16
representation
567     else:
568         FP=False
569         BFP=False

```

```

570 else:
571     curr_data_precision=INT8
572     curr_bitwidth_data_computation=8
573     FP=False
574     BFP=False
575 if __DEBUG_PRINT:
576     print(" [DEBUG-PYTHON]----precision default 8 bit signed----")
577     print(" [DEBUG-PYTHON]---- Signed : ",PACK_TYPE.islower(),"type: ",
        curr_data_precision, " ->", curr_bitwidth_data_computation, "
        ----")
578 return True
579
580 @ffi.def_extern()
581 def push_input_tensor_to_heap( tensor, size, dim_size):
582     global input_tensors
583     global tot_size_input
584     #push the tensor to the heap for handling their transferr in the
        Prepare_p
585     tot_size=1
586     if not(FP) or not(BPF):
587         if PACK_TYPE.islower(): # signed
588             if curr_data_precision==INT8:
589                 tensor_i=ffi.cast("int8_t *",tensor)
590             elif curr_data_precision==INT16:
591                 tensor_i=ffi.cast("int16_t *",tensor)
592             elif curr_data_precision==INT32:
593                 tensor_i=ffi.cast("int32_t *",tensor)
594             else: # int64
595                 tensor_i=ffi.cast("int64_t *",tensor)
596         else: #unsigned
597             if curr_data_precision==INT8:
598                 tensor_i=ffi.cast("uint8_t *",tensor)
599             elif curr_data_precision==INT16:
600                 tensor_i=ffi.cast("uint16_t *",tensor)
601             elif curr_data_precision==INT32:
602                 tensor_i=ffi.cast("uint32_t *",tensor)
603             else: # int64
604                 tensor_i=ffi.cast("uint64_t *",tensor)
605     else:
606         if BFP:
607             tensor_i=ffi.cast("uint16_t *",tensor)
608         else:
609             tensor_i=ffi.cast("float *",tensor)
610     size_i=ffi.cast("int *",size)
611     tot_size=1
612     size_l=4*[1]
613     data_p=[]
614     for i in range(dim_size):
615         size_l[i]=size[i]

```

```

616     tot_size*=size[i]
617 tot_size_input+=tot_size
618 if _DEBUG_PRINT: print("[DEBUG-PYTHON]----- size of tensor input ",
619     tot_size_input, "-----")
619 for i in range (tot_size):
620     data_p.append(tensor_i[i])
621 input_tensors.append(Tensor(data_p, tot_size, size_l))
622
623 @ffi.def_extern()
624 def push_output_tensor_to_heap(tensor, size, dim_size):
625     global output_tensors
626     global tot_size_output
627     global output_tensors_p
628     #push the tensor to the heap for handling their transferr in the
        Prepare_p
629     tot_size=1
630     output_tensors_p.append(tensor)
631     if not(FP) or not(BPF):
632         if PACK_TYPE.islower(): # signed
633             if curr_data_precision==INT8:
634                 tensor_i=ffi.cast("int8_t *", tensor)
635             elif curr_data_precision==INT16:
636                 tensor_i=ffi.cast("int16_t *", tensor)
637             elif curr_data_precision==INT32:
638                 tensor_i=ffi.cast("int32_t *", tensor)
639             else: # int64
640                 tensor_i=ffi.cast("int64_t *", tensor)
641         else: #unsigned
642             if curr_data_precision==INT8:
643                 tensor_i=ffi.cast("uint8_t *", tensor)
644             elif curr_data_precision==INT16:
645                 tensor_i=ffi.cast("uint16_t *", tensor)
646             elif curr_data_precision==INT32:
647                 tensor_i=ffi.cast("uint32_t *", tensor)
648             else: # int64
649                 tensor_i=ffi.cast("uint64_t *", tensor)
650     else:
651         if BFP:
652             tensor_i=ffi.cast("uint16_t *", tensor)
653         else:
654             tensor_i=ffi.cast("float *", tensor)
655     size_i=ffi.cast("int *", size)
656     tot_size=1
657     size_l=4*[1]
658     data_p=[]
659     for i in range(dim_size):
660         size_l[i]=size[i]
661         tot_size*=size[i]
662     tot_size_output+=tot_size

```

```

663 if _DEBUG_PRINT: print (" [DEBUG-PYTHON]----- size of tensor output "
664 ,tot_size , "_____")
665 for i in range (tot_size):
666     data_p.append(0)
667     output_tensors.append(Tensor(data_p,tot_size ,size_l))
668
669 @ffi.def_extern()
670 def push_weight_to_heap(tensor , size , dim_size):
671     global weight_tensors
672     global tot_size_weight
673     #push the tensor to the heap for handling their transferr in the
674     #Prepare_p
675     tot_size=1
676     if not(FP) or not(BPF):
677         if PACK_TYPE.islower(): # signed
678             if curr_data_precision==INT8:
679                 tensor_i=ffi.cast("int8_t *",tensor)
680             elif curr_data_precision==INT16:
681                 tensor_i=ffi.cast("int16_t *",tensor)
682             elif curr_data_precision==INT32:
683                 tensor_i=ffi.cast("int32_t *",tensor)
684             else: # int64
685                 tensor_i=ffi.cast("int64_t *",tensor)
686         else: #unsigned
687             if curr_data_precision==INT8:
688                 tensor_i=ffi.cast("uint8_t *",tensor)
689             elif curr_data_precision==INT16:
690                 tensor_i=ffi.cast("uint16_t *",tensor)
691             elif curr_data_precision==INT32:
692                 tensor_i=ffi.cast("uint32_t *",tensor)
693             else: # int64
694                 tensor_i=ffi.cast("uint64_t *",tensor)
695     else:
696         if BFP:
697             tensor_i=ffi.cast("uint16_t *",tensor)
698         else:
699             tensor_i=ffi.cast("float *",tensor)
700     size_i=ffi.cast("int *",size)
701     tot_size=1
702     size_l=4*[1]
703     data_p=[]
704     for i in range(dim_size):
705         size_l[i]=size[i]
706         tot_size*=size[i]
707     tot_size_weight+=tot_size
708     if _DEBUG_PRINT: print (" [DEBUG-PYTHON]----- size of tensor weight "
709 ,tot_size_weight , "_____")
710     for i in range (tot_size):
711         data_p.append(tensor_i[i])

```

```

709     weight_tensors.append(Tensor(data_p, tot_size, size_l))
710
711 @ffi.def_extern()
712 def Prepare_p(weight_num):
713     global output_fifo_buffer
714     global infifo_buffer_transfer
715     global weight_buffer
716     global csr_buffer
717     global overlay
718     global driver_wm
719     global driver_csr
720     global driver_fifo_in
721     global driver_fifo_out
722     global num_weight
723     global global_iteration
724     global global_iteration_shift_wm
725     global curr_data_precision
726     global weight_tensors
727     global filter_height
728     global filter_width
729     global weight_buffer_multiple
730     global index_wm
731     if _DEBUG_PRINT: print("[DEBUG - PYTHON] — Prepare p of DTPU
732                          class —")
733     if _DEBUG_PRINT: print("[DEBUG - PYTHON] — in size", input_size, "
734                          output size", output_size, " —")
735     if _DEBUG_PRINT: print("[DEBUG - PYTHON] — weigh size",
736                          weight_num, " —")
737     #allocate buffers for data transfer
738     num_weight=weight_num
739     filter_height=num_weight*[0]
740     filter_width=num_weight*[0]
741     ## symmetric input/output fifo
742     output_fifo_buffer=allocate(shape=(INFIFO_SIZE,), dtype='u8')
743     weight_buffer=allocate(shape=(WMEM_SIZE,), dtype='u8')
744     csr_buffer=allocate(shape=(CSRMEM_SIZE,), dtype='u8')
745     infifo_buffer_transfer=allocate(shape=(INFIFO_SIZE,), dtype='u8')
746     driver_wm=overlay.axi_dma_weight_mem
747     driver_csr=overlay.axi_dma_csr_mem
748     driver_fifo_in=overlay.axi_dma_infifo
749     driver_fifo_out=overlay.axi_dma_outfifo
750     #
751     #####
752
753     ##### populate buffers pack depending on the precision
754     #####
755     #
756     #####

```

```

750 if _DEBUG_PRINT:
751     print(" [DEBUG - PYTHON] —— Prepare p of DTPU class ", num_weight
752         , "weight to transfer ——")
753     for i in range(num_weight):
754         tmp = weight_tensors[i]
755         print(" [DEBUG-PYTHON] —— weight ", i, "——")
756         print(" [DEBUG-PYTHON] —— size ", *tmp.size_1, "——")
757         for j in range(tmp.tot_dim):
758             print(tmp.data[j], end=" ")
759         print("", end="\n")
760 index_wm = 0 # it eats the first data ?
761 shift = int(64 / curr_bitwidth_data_computation)
762 iter = int((tot_size_weight / (WMEM_SIZE * (64 /
763     curr_bitwidth_data_computation))) # if it fits in the accelerator
764     memory
765 # always 4D tensors
766 # assumption is that the filter sizes always fit the accelerator
767 if False:
768     weight_buffer_multiple = 1
769     for w_ind in range(1): # pack only the weight for deep wise
770         convolution
771         tmp = np.array(weight_tensors[w_ind].data, dtype=DTYPE_NP)
772         tmp = tmp.reshape(*weight_tensors[w_ind].size_1)
773         filter_height[w_ind], filter_width[w_ind] = tmp.shape[1:3]
774         for i in range(len(tmp)):
775             for l in range(weight_tensors[w_ind].size_1[3]):
776                 global_iteration_shift_wm.append(index_wm)
777                 for j in range(len(tmp[i])):
778                     # boundary check
779                     shift = int(64 / curr_bitwidth_data_computation)
780                     if shift > len(tmp[i]):
781                         shift = len(tmp[i])
782                     weight_buffer[index_wm] = np.uint64(int.from_bytes(
783                         tmp[i][j, 0:shift, 1], byteorder="little", signed=False))
784                     index_wm += 1
785                 for j in range(ROWS - len(tmp[i])):
786                     weight_buffer[index_wm] = 0
787                     index_wm += 1 # padding with zeros
788 else:
789     #print("it requires multiple iterations for the weight matrix") #
790     multiple iteration on total weight 1MB should be enough
791     weight_buffer_multiple = [] * np.uint64(0)
792     for w_ind in range(1): # pack only the weight for deep wise
793         convolution
794         tmp = np.array(weight_tensors[w_ind].data, dtype=DTYPE_NP)
795         tmp = tmp.reshape(*weight_tensors[w_ind].size_1)
796         filter_height[w_ind], filter_width[w_ind] = tmp.shape[1:3]
797         for i in range(len(tmp)):
798             for l in range(weight_tensors[w_ind].size_1[3]):

```



```

792     global_iteration_shift_wm.append(index_wm)
793     for j in range(len(tmp[i])):
794         # boundary check
795         shift=int(64/curr_bitwidth_data_computation)
796         if shift > len(tmp[i]):
797             shift=len(tmp[i])
798         weight_buffer_multiple.append(np.uint64(int.from_bytes(
tmp[i,j,0:shift,1],byteorder="little",signed=False)))
799         index_wm+=1
800     for j in range(ROWS-len(tmp[i])):
801         weight_buffer[index_wm]=0
802         index_wm+=1 # padding with zeros
803 if _DEBUG_PRINT:
804     for i in range(10):
805         print(hex(weight_buffer[i]))
806 #####
807 ##### transferring data #####
808 #####
809 weight_buffer.flush()
810 return True
811
812 @ffi.def_extern()
813 def Invoke_p(only_conv2d,input_shift):
814     global infifo_buffer_transfer
815     global driver_csr
816     global driver_wm
817     global driver_fifo_in
818     global driver_fifo_out
819     global csr_buffer
820     global weight_buffer
821     global output_fifo_buffer
822     global accelerator
823     global global_iteration
824     global global_iteration_shift_wm
825     global curr_data_precision
826     global input_tensors
827     global output_tensors
828     global filter_width
829     global filter_height
830     global tot_size_output
831     global tot_size_input
832     global output_tensors_p
833     global avg_hw_execution
834     global n_execution
835     global avg_hw_execution_internal
836     global n_execution_internal
837     global weight_buffer_multiple

```

```

838 #
839 ##### populate buffers pack depending on the precision
840 #
841 #####
842
841 tmp=[]
842 if _DEBUG_PRINT:
843     print( "[DEBUG - PYTHON ] —— Invoke p of DTPU class",input_size-
844           num_weight,"input tensors to transfer ——")
845     for i in range( input_size-num_weight):
846         tmp=input_tensors[i]
847         print( "[DEBUG-PYTHON] —— input tensor ",i,"——")
848         print( "[DEBUG-PYTHON] —— size ",*tmp.size_1,"——")
849         for j in range(tmp.tot_dim):
850             print( tmp.data[j] ,end=" ")
851 index=0
852 shift=int(64/curr_bitwidth_data_computation)
853 # check if it fits the inputs
854 # always 4D tensors
855 # assumptio is that the filter sizes always fit the accelerator
856 #then compact
857 ## split the input shape into submatrices equalt to filter sizes
858 applied_weight=0
859 #over allocate input_fifo_buffer
860 input_fifo_buffer = []*np.uint64(0)
861 for w_ind in range(len(input_tensors)):
862     tmp=np.array(input_tensors[w_ind].data, dtype=DTYPE_NP)
863     tmp=tmp.reshape(*input_tensors[w_ind].size_1)
864     for batch in range(len(tmp)):
865         for channel in range(tmp.shape[-1]):
866             tmp_s=tmp[batch,:, :, channel]
867             #iteration for the whole matrix
868             for i in range(len(tmp_s)-filter_height[applied_weight]):
869                 for j in range(len(tmp_s[i])-filter_width[applied_weight]):
870                     tmp_ss=tmp_s[i:i+filter_height[applied_weight],j:j+
871                                   filter_width[applied_weight]]
872                     for row in range(len(tmp_ss)):
873                         shift=int(64/curr_bitwidth_data_computation)
874                         if shift> len(tmp_ss):
875                             shift=len(tmp_ss)
876                         input_fifo_buffer.append(np.uint64(int.from_bytes(
877                             tmp_ss[row,0: shift ],byteorder="little",signed=False)))
878                         index+=1
879 input_fifo_buffer=np.array(input_fifo_buffer ,dtype='u8')
880 input_fifo_buffer=np.reshape(input_fifo_buffer ,newshape=(index,))
881 if _DEBUG_PRINT:

```

```

879     for i in range(10):
880         print(hex(input_fifo_buffer[i]))
881     #iterate on the output matrix with also multiple weight iteration
882     and inputs
883     ## assumption is that the output tensor is always one!
884     ## getting the output matrix structure
885     #accelerator.write(CMD, (0x00000000 |(CMD_EXECUTE_CONTINOUS<<16)))
886     output_matrix=np.array(output_tensors[0].data, dtype=DTYPE_NP)
887     output_matrix=output_matrix.reshape(*output_tensors[0].size_1)
888     point_wise=np.array(weight_tensors[1].data, dtype=DTYPE_NP)
889     #####
890     ##### deepwise convolution #####
891     #####
892     if _DEBUG_PRINT:
893         print(" [DEBUG-PYTHON] ----- deepwise convolution -----")
894     if _TIME_PROBES:
895         start_time=time.time()
896     for shift_w in range(math.ceil(len(weight_buffer_multiple)/
897     WMEM_SIZE)):
898         #####
899         ##### program the dma for the weight #####
900         #####
901         if _DEBUG_PRINT: print(" [DEBUG-PYTHON]--- trasfering weight
902         buffer ---")
903         weight_buffer[0:len(weight_buffer_multiple[WMEM_SIZE*(shift_w):
904         WMEM_SIZE*(shift_w+1)])]=weight_buffer_multiple[WMEM_SIZE*(shift_w
905         ):WMEM_SIZE*(shift_w+1)]
906         driver_wm.sendchannel.transfer(weight_buffer)
907         driver_wm.sendchannel.wait()
908         for batch_i in range(input_tensors[0].size_1[0]):
909             for channel_i in range(input_tensors[0].size_1[-1]):
910                 #####
911                 ##### program the dma for the csr reg #####
912                 #####
913                 if _DEBUG_PRINT: print(" [DEBUG-PYTHON]--- trasfering csr
914                 buffer for weight ---")
915                 csr_buffer[ARITHMETIC_PRECISION]=(global_iteration_shift_wm[
916                 channel_i]<<32) | ((NO_FP<<8)) | (ACTIVATE_CHAIN<<4) | (
917                 curr_data_precision)
918                 #csr_buffer.flush()
919                 driver_csr.sendchannel.transfer(csr_buffer)
920                 #driver_csr.sendchannel.wait()
921                 for infifo_shift in range(math.ceil(input_fifo_buffer.size/
922                 INFIFO_SIZE)):
923                     #####
924                     ##### program the dma for the in/out fifos #####
925                     #####
926                     if _TIME_PROBES:
927                         start_time_i=time.time()

```

```

919         if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- transferring input
buffer", infifo_shift, " -----")
920         infifo_buffer_transfer[0:input_fifo_buffer[INFIFO_SIZE*(
infifo_shift):INFIFO_SIZE*(infifo_shift+1)].size]=
input_fifo_buffer[INFIFO_SIZE*(infifo_shift):INFIFO_SIZE*(
infifo_shift+1)]
921         driver_fifo_in.sendchannel.transfer(infifo_buffer_transfer)
922         #driver_fifo_in.sendchannel.wait()
923         accelerator.write(OARG0_LENGTH,OUTFIFO_SIZE) # size outfifo
924         accelerator.write(CMD, (0x00000000 |(CMD_EXECUTE_STEP<<16)))
925         accelerator.write(CMD, ((CMD_UPDATE_OUT_ARG<<16)|(1)))
926         driver_fifo_out.recvchannel.transfer(output_fifo_buffer)
927         if _DEBUG_PRINT: print("[DEBUG-PYTHON]----- getting output
data -----")
928         driver_fifo_out.recvchannel.wait()
929         if _TIME_PROBES:
930             end_time_i=time.time()
931             avg_hw_execution_internal+=end_time_i-start_time_i
932             n_execution_internal+=1
933         if _DEBUG_PRINT: print(output_fifo_buffer)
934         accelerator.write(CMD, ((CMD_UPDATE_IN_ARG<<16)|(4))) #
update input fifo
935         #
#####
936         ##### unpack the output buffer depending on the precision
#####
937         #
#####
938         ## get values from output fifo buffer and put them into an
array in order to sum all the data
939         for i in range(output_matrix.shape[1]-1):
940             for j in range(output_matrix.shape[2]-1):
941                 tmp_sum=np.zeros(shape=(ROWS,int(64/
curr_bitwidth_data_computation)),dtype=DTYPE_NP)
942                 tmp_data=output_fifo_buffer[channel_i*(ROWS*COLUMNS)+i*
ROWS+j*COLUMNS:channel_i*(ROWS*COLUMNS)+(i+1)*ROWS+(j+1)*COLUMNS]
943                 tmp_sum=np.frombuffer(tmp_data.tobytes(),dtype=DTYPE_NP
)
944                 #reshuffle and check if it is worth it
945                 #if tmp_data.size >0:
946                 #    for row in range(len(tmp_data)):
947                 #        if row in tmp_data:
948                 #            tmp_sum[row]=np.frombuffer(tmp_data[row].tobytes
(),dtype=DTYPE_NP)#convert(tmp_data[row])
949                 output_matrix[batch_i,i,j,channel_i]=np.multiply(
tmp_sum.sum(dtype=DTYPE_NP),point_wise[channel_i],dtype=DTYPE_NP)

```

```

950         accelerator.write(CMD,((CMD_UPDATE_IN_ARG<<16)|(1))) # update
          csr
951         accelerator.write(CMD,((CMD_UPDATE_OUT_ARG<<16)|(1)))
952         accelerator.write(CMD,((CMD_UPDATE_IN_ARG<<16)|(2))) # update w
          memory
953     #if _DEBUG_PRINT:
954     # print("[DEBUG-PYTHON]----- point wise convolution -----")
955     if _TIME_PROBES:
956         end_time=time.time()
957         avg_hw_execution+=end_time-start_time
958         n_execution+=1
959     accelerator.write(STATUS,0x00000003)##clear status
960     #accelerator.write(CMD,((CMD_UPDATE_IN_ARG<<16)|(1))) # update csr
961     #accelerator.write(CMD, (0x00000000 |(CMD_STOP_EXECUTE_CONTINOUS
          <<16))) # stop accelerator
962     #####
963     ##### point wise convolution ##### moved inside previous
          loop
964     #####
965     #for batch_i in range(len(output_matrix)):
966     #     for i in range(len(output_matrix[batch_i])):
967     #         for j in range(len(output_matrix[batch_i,i])):
968     #             for channel_i in range(len(output_matrix[batch_i,i,j])):
969     #                 output_matrix[batch_i,i,j,channel_i]=output_matrix[batch_i
          ,i,j,channel_i]*weight_tensors[1].data[channel_i]
970     if _DEBUG_PRINT: print("[DEBUG -PYTHON] —— accelerator done ——"
          )
971     if _DEBUG_PRINT:
972         print("[DEBUG-PYTHON] —— final output data to tensorflow
          ——")
973         print(output_matrix)
974     # copy the output matrix to tensorflow environment ffi.memmove(dest
          ,src,nbytets)
975     ffi.memmove(ffi.buffer(output_tensors_p[0],output_matrix.nbytes),
          output_matrix,output_matrix.nbytes)
976     # save the pointer to the output and then substitute the values
          into the point wise convolution
977     #clean up input/output
978     input_tensors=[]
979     output_tensors=[]
980     tot_size_input=0
981     tot_size_output=0
982     del input_fifo_buffer
983     return True
984
985 @ffi.def_extern()
986 def ResetHardware_p():
987     global accelerator
988     global overlay

```

```

989     if _DEBUG_PRINT: print( "[DEBUG - PYTHON ] — Reset hardware p
          function —")
990     overlay.reset()
991     accelerator.write(CTRL,0x00000001)
992     accelerator.write(CTRL,0x00000000)
993     return True
994
995 @ffi.def_extern()
996 def destroy_p():
997     global infifo_buffer_transfer
998     global output_fifo_buffer
999     global csr_buffer
1000    global weight_buffer
1001    global accelerator
1002    global overlay
1003    global global_iteration_shift_wm
1004    global weight_tensors
1005    global input_tensors
1006    global output_tensors
1007    if _DEBUG_PRINT: print( "[DEBUG - PYTHON ] — destroying the
          buffers —")
1008    infifo_buffer_transfer.freebuffer()
1009    output_fifo_buffer.freebuffer()
1010    csr_buffer.freebuffer()
1011    weight_buffer.freebuffer()
1012    del accelerator
1013    del overlay
1014    del global_iteration_shift_wm
1015    del weight_tensors
1016    del input_tensors
1017    del output_tensors
1018    return True
1019
1020 @ffi.def_extern()
1021 def CopyFromBufferHandle_p():
1022     if _DEBUG_PRINT: print( "[DEBUG - PYTHON ] — the from delegate
          and buffers —")
1023     return True
1024
1025 @ffi.def_extern()
1026 def CopyToBufferHandle_p():
1027     if _DEBUG_PRINT: print( "[DEBUG - PYTHON ] — copying to the
          delegate and buffers —")
1028     return True
1029 @ffi.def_extern()
1030 def FreeBufferHandle_p():
1031     global output_fifo_buffer
1032     global csr_buffer
1033     global weight_buffer

```

```

1034 global driver_csr
1035 global driver_wm
1036 global driver_fifo_in
1037 global driver_fifo_out
1038 global accelerator
1039 if _DEBUG_PRINT: print( "[DEBUG - PYTHON ] —— freeing buffers ——")
1040 output_fifo_buffer.freebuffer()
1041 csr_buffer.freebuffer()
1042 weight_buffer.freebuffer()
1043 del accelerator
1044 del driver_csr
1045 del driver_wm
1046 del driver_fifo_in
1047 del driver_fifo_out
1048
1049 @ffi.def_extern()
1050 def start_power_consumption():
1051     global xadc_mon
1052     if _DEBUG_PRINT: print( "[DEBUG-PYTHON] —— start measurement of
1053                             power consumption ——")
1054     if xadc_mon is not None:
1055         try:
1056             _thread.start_new_thread( sample_power, ( "Sampling power", 0.5
1057                 ) ) # every 1ms
1058         except:
1059             print( "Error: unable to start thread" )
1060     return True
1061
1062 @ffi.def_extern()
1063 def print_power_consumption_p():
1064     global xadc_mon
1065     global ps_power
1066     global pl_power
1067     global mem_power
1068     if _DEBUG_PRINT: print( "[DEBUG-PYTHON] —— printing power
1069                             consumption from xadc readings ——")
1070     #####
1071     ### Retrieve and display current temperature ###
1072     #####
1073     tmp=( xadc_mon.read(TEMPERATURE) & 0x0000FFF0) >> 4
1074     tmp=(tmp* 503.975)/4096 - 273.15
1075     print( "Current temperature:", round(tmp,3), " C")
1076     print( "Average execution temperature:", round(tmp_avg/n_sample,3), "
1077           C")
1078     print( "Max temperature:", round(tmp_max,3), " C")
1079     print( "Min temperature:", round(tmp_min,3), " C")
1080     # printing power consumption
1081     tot_power=ps_power+pl_power+mem_power

```

```

1078 print("Average power consumption=", round(tot_power*1000/n_sample
1079 ,5), " mWatt")
1079 print("——> Processing System:", round(ps_power*1000/n_sample,5), "
1080 mWatt")
1080 print("——> Programmable Logic:", round(pl_power*1000/n_sample,5), "
1081 mWatt")
1081 print("——> Memory:", round(mem_power*1000/n_sample,3), " mWatt")
1082 print("Maximum power consumption")
1083 print("——> Processing System:", round(ps_power_max*1000,5), " mWatt"
1084 )
1084 print("——> Programmable Logic:", round(pl_power_max*1000,5), " mWatt
1085 ")
1085 print("——> Memory:", round(mem_power_max*1000,3), " mWatt")
1086 print("Minimum power consumption")
1087 print("——> Processing System:", round(ps_power_min*1000,5), " mWatt"
1088 )
1088 print("——> Programmable Logic:", round(pl_power_min*1000,5), " mWatt
1089 ")
1089 print("——> Memory:", round(mem_power_min*1000,5), " mWatt")
1090 return True
1091
1092 @ffi.def_extern()
1093 def activate_time_probe_p(activate):
1094     global _TIME_PROBES
1095     if _DEBUG_PRINT: print("[DEBUG-PYTHON]--- activating time probe in
1096 python ——")
1096     if not(_TIME_PROBES) and activate:
1097         print("Time probes activated")
1098         _TIME_PROBES=True
1099
1100 @ffi.def_extern()
1101 def print_python_time_probes():
1102     if _DEBUG_PRINT: print("[DEBUG-PYTHON]----- printing python time
1103 probes ——")
1103     print("Hardware execution time and rebuilding output matrix:",
1104         avg_hw_execution/n_execution, " [s]")
1104     print("Hardware execution time:", avg_hw_execution_internal/
1105         n_execution_internal, " [s]")
1105     #print("Hardware calls:", n_execution_internal)
1106     return True

```


Appendix B

Top level entity of DTPU core

```
../../dtpu/files/dtpu_core.v  
1 //  
   =====  
2 // Filename      : dtpu_core.v  
3 // Created On    : 2020-04-22 17:05:56  
4 // Last Modified : 2020-05-20 15:03:03  
5 // Revision     :  
6 // Author       : Angione Francesco  
7 // Company      : Chalmers University of Technology, Sweden  
   - Politecnico di Torino, Italy  
8 // Email        : francescoangione8@gmail.com  
9 //  
10 // Description   : Cogitantium, the dumb tensor processor  
   unit, top level entity of the accelerator  
11 //  
12 //  
13 //  
   =====  
14  
15 `timescale 1ns / 1ps  
16 `include "precision_def.vh"  
17  
18 // `define DUMMY  
19  
20 module dtpu_core
```

```

21 #(parameter DATA_WIDTH_MAC=64,
22     ROWS=3 ,
23     COLUMNS=3,
24     SIZE_WMEMORY=8196,
25     ADDRESS_SIZE_WMEMORY=32,
26     ADDRESS_SIZE_CSR=32,
27     SIZE_CSR=1024,
28     DATA_WIDTH_CSR=8,
29     DATA_WIDTH_WMEMORY=64,
30     DATA_WIDTH_FIFO_IN=64,
31     DATA_WIDTH_FIFO_OUT=64,
32     MAX_BOARD_DSP=220
33 )
34 (
35     input wire clk,
36     (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0
aresetn RST" *)
37     (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *)
38     input wire aresetn,
39     input wire test_mode,
40     input wire enable,
41
42     //////////////////////////////////////
43     ////////// CSR INTERFACE //////////
44     //////////////////////////////////////
45     (* X_INTERFACE_PARAMETER = "MASTER_TYPE BRAM_CTRL,
MEM_ECC no, MEM_WIDTH 8, MEM_SIZE 1024 " *)
46     (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface EN" *)
47     output wire          csr_ce,
48     (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface DOUT" *)
49     input wire [DATA_WIDTH_CSR-1:0]    csr_dout,
50     (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface DIN" *)
51     output wire [DATA_WIDTH_CSR-1:0]    csr_din,
52     (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface WE" *)
53     output wire          csr_we,
54     (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface ADDR" *)
55     output wire [ADDRESS_SIZE_CSR-1:0]    csr_address,
56     (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface CLK" *)
57     output wire          csr_clk,

```

```

58      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl:1.0
csr_mem_interface RST" *)
59      output wire          csr_reset ,
60
61      ///////////////////////////////////
62      ////////// WEIGHT MEMORY //////////
63      ///////////////////////////////////
64      (* X_INTERFACE_PARAMETER = "MASTER_TYPE BRAM_CTRL,
MEM_ECC no, MEM_WIDTH 64, MEM_SIZE 8192 " *)
65      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface EN" *)
66      output wire  wm_ce ,
67      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface DOUT" *)
68      input wire [DATA_WIDTH_WMEMORY-1:0]          wm_dout ,
69      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface DIN" *)
70      output wire [DATA_WIDTH_WMEMORY-1:0]          wm_din ,
71      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface WE" *)
72      output wire          wm_we ,
73      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface ADDR" *)
74      output wire [ADDRESS_SIZE_WMEMORY-1:0]  wm_address ,
75      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface CLK" *)
76      output wire          wm_clk ,
77      (* X_INTERFACE_INFO = "xilinx.com:interface:bram_rtl
:1.0 weight_mem_interface RST" *)
78      output wire          wm_reset ,
79
80      ///////////////////////////////////
81      ////////// INPUT DATA FIFO //////////
82      ///////////////////////////////////
83      ////////// using stream axi
84      (* X_INTERFACE_INFO = "xilinx.com:interface:
acc_fifo_read:1.0 input_fifo RD_DATA" *)
85      input wire [DATA_WIDTH_FIFO_IN-1:0] infifo_dout ,
86      (* X_INTERFACE_INFO = "xilinx.com:interface:
acc_fifo_read:1.0 input_fifo RD_EN" *)
87      output wire infifo_read ,
88      (* X_INTERFACE_INFO = "xilinx.com:interface:
acc_fifo_read:1.0 input_fifo EMPTY_N" *)
89      input wire infifo_is_empty ,
90

```

```

91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127

////////////////////////////////////
//////////////////////////////////// OUTPUT DATA FIFO //////////////////////////////////
////////////////////////////////////
//////////////////////////////////// using stream axi
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_fifo_write:1.0 output_fifo WR_DATA" *)
output wire [DATA_WIDTH_FIFO_OUT-1:0] outfifo_din,
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_fifo_write:1.0 output_fifo WR_EN" *)
output wire outfifo_write,
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_fifo_write:1.0 output_fifo FULL_N" *)
input wire outfifo_is_full,

////////////////////////////////////
//////////////////////////////////// CONTROL FROM/TO PS //////////////////////////////////
////////////////////////////////////
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_handshake_rtl:1.0 control_interface ap_start" *)
input wire cs_start,
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_handshake_rtl:1.0 control_interface ap_ready" *)
output wire cs_ready,
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_handshake_rtl:1.0 control_interface ap_done" *)
output wire cs_done,
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_handshake_rtl:1.0 control_interface ap_continue" *)
input wire cs_continue,
(* X_INTERFACE_INFO = "xilinx.com:interface:
acc_handshake_rtl:1.0 control_interface ap_idle" *)
output wire cs_idle,

// debug state
output wire[3:0]state,
output wire[3:0]d_out
);

////////////////////////////////////
////////////////////////////////////*****////////////////////////////////////
//////// ----- Cogitantium ----- //////////
//////// the dumb tensor processing unit //////////
////////////////////////////////////*****////////////////////////////////////
////////////////////////////////////

```

```

128     wire [COLUMNS*ROWS*DATA_WIDTH_FIFO_OUT-1:0]
weight_to_mxu;
129     wire [COLUMNS*DATA_WIDTH_FIFO_IN-1:0]
input_data_to_mxu;
130     wire [ROWS*DATA_WIDTH_FIFO_OUT-1:0]
output_data_from_mxu;
131     wire enable_deskew_ff_i, enable_enskew_ff_i;
132     wire ['LOG_ALLOWED_PRECISIONS-1:0] data_precision;
133     wire enable_i;
134     wire enable_load_array;
135     wire [ROWS*COLUMNS-1:0] read_weight_memory;
136     wire [COLUMNS:0] enable_load_activation_data;
137     wire [COLUMNS:0] enable_store_activation_data;
138     wire enable_cnt;
139     wire ld_max_cnt;
140     wire enable_cnt_weight;
141     wire ld_max_cnt_weight;
142     wire enable_chain;
143     wire ld_weight_page_cnt;
144     wire [1:0] enable_fp_unit;
145
146     wire [ADDRESS_SIZE_WMEMORY-1:0] start_value_wm;
147     wire [$clog2(COLUMNS):0] max_cnt_from_cu;
148     wire [$clog2(ROWS*COLUMNS):0] max_cnt_weight_from_cu;
149     wire reset_i;
150
151     assign d_out=data_precision;
152
153     assign reset_i=~aresetn;
154     //////////////////////////////////////////
155     ////////// MATRIX MULTIPLICATION UNIT //////////
156     //////////////////////////////////////////
157 mxu_wrapper
158     #(.M(ROWS), // matrix row -> weights
159       .K(COLUMNS), // matrix columnsn -> input data
160       .max_data_width(DATA_WIDTH_MAC), // it must be a
divisor of 64
161       .MAX_BOARD_DSP(MAX_BOARD_DSP)
162     ) engine (
163       .data_type(data_precision),
164       .reset(reset_i),
165       .clk(clk),
166       .enable(enable_i),
167       .enable_chain(enable_chain),
168       .enable_fp_unit(enable_fp_unit),

```

```

169         .enable_in_ff(enable_ens skew_ff_i),
170         .enable_out_ff(enable_deskew_ff_i),
171         .test_mode(test_mode),
172         .input_data(input_data_to_mxu),
173         .weight(weight_to_mxu),
174         .y(output_data_from_mxu)
175     );
176
177     ////////////////////////////////////////////
178     //////////////////////////////////// CONTROL UNIT ////////////////////////////////////
179     ////////////////////////////////////////////
180     control_unit #( .DATA_WIDTH_FIFO_IN(DATA_WIDTH_FIFO_IN),
181                    .DATA_WIDTH_FIFO_OUT(DATA_WIDTH_FIFO_OUT),
182                    .DATA_WIDTH_WMEMORY(DATA_WIDTH_WMEMORY),
183                    .DATA_WIDTH_CSR(DATA_WIDTH_CSR),
184                    .ROWS(ROWS),
185                    .COLUMNS(COLUMNS),
186                    .ADDRESS_SIZE_CSR(ADDRESS_SIZE_CSR),
187                    .ADDRESS_SIZE_WMEMORY(ADDRESS_SIZE_WMEMORY))
188     cu(
189         .clk(clk),
190         .reset(reset_i),
191         .test_mode(test_mode),
192         .glb_enable(enable),
193         .enable_mxu(enable_i),
194         .csr_address(csr_address),
195         .csr_dout(csr_dout),
196         .csr_ce(csr_ce),
197         .csr_reset(csr_reset),
198         .csr_we(csr_we),
199         .wm_ce(wm_ce),
200         .wm_reset(wm_reset),
201         .wm_we(wm_we),
202         .infifo_is_empty(infifo_is_empty),
203         .infifo_read(infifo_read),
204         .outfifo_is_full(outfifo_is_full),
205         .outfifo_write(outfifo_write),
206         .cs_continue(cs_continue),
207         .cs_done(cs_done),
208         .cs_idle(cs_idle),
209         .cs_ready(cs_ready),
210         .cs_start(cs_start),
211         .state_out(state),
212         .enable_deskew_ff(enable_deskew_ff_i),
213         .enable_ens skew_ff(enable_ens skew_ff_i),

```

```

214         .enable_fp_unit(enable_fp_unit),
215         .enable_chain(enable_chain),
216         .enable_load_array(enable_load_array),
217         .data_precision(data_precision),
218         .read_weight_memory(read_weight_memory),
219         .enable_load_activation_data(
220 enable_load_activation_data),
221         .enable_store_activation_data(
222 enable_store_activation_data),
223         .enable_cnt(enable_cnt),
224         .ld_max_cnt(ld_max_cnt),
225         .enable_cnt_weight(enable_cnt_weight),
226         .ld_max_cnt_weight(ld_max_cnt_weight),
227         .ld_weight_page_cnt(ld_weight_page_cnt),
228         .start_value_wm(start_value_wm),
229         .max_cnt_from_cu(max_cnt_from_cu), // it depends on
230 the current bitwidth [$clog2(COLUMNS):0]
231         .max_cnt_weight_from_cu(max_cnt_weight_from_cu) //[
232 $clog2(ROWS):0]
233
234     );
235
236     ////////////////////////////////////////////
237     //////////// LOAD AND STORE ARRAY          ////////////
238     ////////////////////////////////////////////
239     `ifndef DUMMY
240
241     ls_array
242     #(
243         .ROWS(ROWS),
244         .COLUMNS(COLUMNS),
245         .data_in_width(DATA_WIDTH_FIFO_IN),
246         .data_in_mem(DATA_WIDTH_WMEMORY),
247         .address_leng_wm(ADDRESS_SIZE_WMEMORY),
248         .size_wmemory(SIZE_WMEMORY)) ls_array_inst
249     (
250         .clk(clk),
251         .reset(reset_i),
252         .enable_load_array(enable_load_array),
253         .data_precision(data_precision),
254         .read_weight_memory(read_weight_memory),
255         .infifo_read(infifo_read),
256         .outfifo_write(outfifo_write),
257         .input_data_from_fifo(infifo_dout), //[data_in_width-1:0]
258         .data_to_fifo_out(outfifo_din), //[data_in_width-1:0]

```

```

255 .data_from_weight_memory(wm_dout), //[data_in_mem-1:0]
256 .data_from_mxu(output_data_from_mxu), //[data_in_width*
    ROWS-1:0]
257 .data_to_mxu(input_data_to_mxu), //[data_in_width*COLUMNS
    -1:0]
258 .weight_to_mxu(weight_to_mxu), //[data_in_width*ROWS-1:0]
259 .wm_address(wm_address), //[address_leng_wm-1:0]
260 .enable_load_activation_data(enable_load_activation_data),
261 .enable_store_activation_data(enable_store_activation_data
    ),
262 .enable_cnt(enable_cnt),
263 .ld_max_cnt(ld_max_cnt),
264 .enable_cnt_weight(enable_cnt_weight),
265 .ld_max_cnt_weight(ld_max_cnt_weight),
266 .ld_weight_page_cnt(ld_weight_page_cnt),
267 .start_value_wm(start_value_wm),
268 .max_cnt_from_cu(max_cnt_from_cu), // it depends on the
    current bitwidth [$clog2(COLUMNS):0]
269 .max_cnt_weight_from_cu(max_cnt_weight_from_cu) //[$clog2(
    ROWS):0]
270 );
271
272
273 `endif
274
275
276
277 `ifdef DUMMY
278 always @(posedge(clk)) begin
279 if(reset_i) begin
280 input_data_from_fifo<=0;
281 weight_from_memory<=0;
282 end else begin
283     if (enable_load_array && infifo_read ) begin
284         input_data_from_fifo<=infifo_dout;
285         weight_from_memory<= wm_dout;
286     end
287
288 end
289 end
290 // dummy assignment for 3 columns and rows
291 assign outfifo_din=( outfifo_write ? input_data_to_fifo:
    64'b0);
292
293

```



```
294     'endif
295
296     // same clock for bram interface
297     assign csr_clk=clk;
298     assign wm_clk=clk;
299
300 endmodule
```