# VHDL 101

Patrick Mintram

December 1, 2019

#### 1 Intoduction

Things this session is intended to wet your appetite to the world of FPGAs, so that if you choose to you can start having a play in your own time. This session is:

- 1. A brief overview of VHDL
- 2. A chance to get hands on with some Hardware
- 3. A chance to make a hello world in Hardware

Things this session is *not*:

- 1. An introduction to Digital Design
- 2. A comprehensive deep dive into VHDL
- 3. Likely to finish on time

By the end of this session you should have configured an FPGA to react to a switch input, and to see that output on an LED.

# 2 How to use this guide

It is not expected that session participants follow this document step by step. It expected that participants reference it to work at own pace, or to be able to recreate the work in their own time. Participants are encouraged to make notes are they require on this document, once printed.

The hand vicon will appear when something is purposely had some handwaving applied to it to keep it simple.

Anything in a box is an instruction to complete, like 'click this' or 'type this'

#### 2.1 Terminology

This document contains a number of terms which may be new to people so a brief overview of these follows:

- HDL stands for Hardware Description Language, of which VHDL is one. Others include Verilog, System Verilog and System C. There are of course many more, but these 4 are the ones that I have come across most. Note that these are specifically used to describe digital circuits, if you want to describe analog circuits there are flavours such as Verilog-AMS(Analog and Mixed-Signal) or VHDL-AMS(Analog/Mixed-Signal Extension), I have never come across these in the wild though.
- Entity is a keyword in VHDL. Each item you describe in VHDL is in an *entity* and is split into two parts; the entity *declaration* and the entity *architecture*.
- Module is not a keyword in VHDL, but at a high level the term may be banded around as a way of describing a distinct design unit, e.g. an entity is a module of an overall design.
- Architecture is another keyword. The architecture of an entity is it's implementation details. An entity may have more than one architecture, where the one instantiated can be selected via a configuration.



Figure 1: A CAN PMOD

- Behavioural is a type of architecture implementation in which the source code describes the behaviour of the module. This is most familiar to us as software engineers as it is a high level description of the module using abstractions such as if else etc. This may not be the most efficient way of doing the job, but it's relatively quick and easier to understand, even if it's not synthesisable. Writing the flowchart
- RTL is a type of architecture implementation in which the source code is fully synthesisable may go into detail about the gates in the module. Writing the circuit diagram
- **Structural** is a type of architecture implementation in which the source code is a collection of instantiations of other components.
- Synthesis is the process of turning your description into blocks of hardware. There are a number of steps to turning VHDL source code into a format actually usable by an FPGA, and often people refer to the process as compilation or synthesis.
- **PMOD**s are a type of plug in which are developed to fit onto Digilent dev boards such as the CAN Transciever shown in Figure fig. 1. These are really easy ways to add functionality to your dev board without spending loads of money.

### LIST OF TABLES

# Contents

T	Into	oduction	2
<b>2</b>	<b>Hov</b> 2.1	w to use this guide Terminology	<b>2</b>
3	Wh	y Should I Care?	5
	3.1	Toolchain	5
4	Imp	portant things to remember	6
5	Fin	ally lets get to doing some VHDL	6
	5.1	Device Overview	6
	5.2	Reference Project	8
		5.2.1 File Types	8
	5.3	How a Module design turns into VHDL	8
		5.3.1 Black Box	8
	F 4	5.3.2 White Box	9
	5.4	How to get started with a new design	12
	5.5	How to see output from our VHDL	12 12
		5.5.2 On the hardware itself	12
6 L:		ther Activities of Figures	13
			9
	1	A CAN PMOD	3
	$\frac{2}{3}$	The Zynq device	7 8
	5	Generic Moore Machine	9
	4	A Black Box Entity in VHDL	9
	6	A White Box Entity with pseudocode Moore Machine	10
	7	The White Box Entity in VHDL	11
$\mathbf{L}_{i}$	ist o	of Tables	
	1	An overview of devices and toolchains you might come across	6
	2	An overview of keywords we have seen	
	3	An overview of data types we have seen	12

## 3 Why Should I Care?

FPGAs enable Low Latency processing <sup>1</sup>, so performing a transform on data coming in and getting the result output an be much faster than in a traditional CPU based approach. They also provide far more IO configurability than the traditional approach; the IO logic, and the pin it's connected to are totally configurable in code and constraints files. Say a requirement changes from an 8 bit UART bus to a proprietary 11 bit UART bus - this would require a whole new microcontroller in a traditional approach however with an FPGA this might only require a change to a generic and a recompile.

For the reasons stated above, typical uses include signal processing such as filtering <sup>2</sup>, and High Speed IO such as devices produced by SpeedGoat <sup>3</sup>.

#### 3.1 Toolchain

One takeaway from should be that toolchains are important. Each device vendor will have their own proprietary toolchain. This means that you can approach FPGA development in one of two ways:

- Choose a toolchain you're familiar with, then a device from the manufacturer
- Choose a device which suits your requirements, then potentially suffer with an unfamiliar toolchain

Fortunately there are few realistic choices when it comes to this decision; use the Quartus toolchain with Intel <sup>4</sup> devices, or using the Vivado toolchain<sup>5</sup> with Xilinx devices. I am most familiar with Vivado, so this workshop is based around that. The reason for this choice is that the Zynq range of devices from Xilinx are a System on Chip (SOC) which allows me to use either one/two ARM cores or some Programmable Logic or any combination of these in any projects I'm undertaking. Similar devices may exist from the Intel range, but at the time of buying my dev board they didn't. For an overview of some devices you might come across see table 1.

There is also a third option when it comes to toolchains; if you don't care about synthesis a well known simulation tool is ghd1. This allows for your VHDL code to be written, analysed, elaborated, and and testbenches run very quickly and without any synthesis. One of the obvious limitations with this is that it doesn't allow you to put the hardware onto a board. There are plenty of docs available online to reference when it comes to using this and this projects build.sh in the scripts directory might help as a starting point.

I have seen on twitter lots of talk <sup>7</sup>of the ULX3S<sup>8</sup>, this is a Lattice based dev board but unlike most other ones mentioned it's open source, including it's toolchain consisting of yosys, nextpnr, icestrom, iverilog, symbiflow. NB: I haven't done much looking into this so couldn't tell you what the tools do or if they are any good, that's an exercise left for the reader.

 $<sup>^1</sup>$ https://blog.esciencecenter.nl/why-use-an-fpga-instead-of-a-cpu-or-gpu-b234cd4f309c

<sup>&</sup>lt;sup>2</sup>https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2016.0067

https://www.speedgoat.com/products/simulink-programmable-fpgas-fpga-i-o-modules-io334

<sup>&</sup>lt;sup>4</sup>Altera

<sup>&</sup>lt;sup>5</sup>Older Xilinx devices can use the ISE suit from Xilinx

<sup>&</sup>lt;sup>7</sup>https://twitter.com/ico\_TC

<sup>8</sup>https://radiona.org/ulx3s/

Manufacturer	Toolchain	Device
Intel	Quartus  QUARTUS <sup>™</sup>	Stratix Cyclone Arria 
Xilinx	Vivado VIVADO	Ultrascale Ultrascale+ Spartan-7 Virtex-7 Kintex-7 Artix-7 Zynq-7000
Xilinx	ISE SE.  DESIGN SUITE	Virtex-6 Spartan-6 Coolrunner CPLD
ghdl	$\mathrm{ghdl}^6$	Simulation only

Table 1: An overview of devices and toolchains you might come across

# 4 Important things to remember

There is one main thing to remember: It's not software it's hardware. Everything you do should be done with the hardware you're creating in the back of your mind. You should make sure you are familiar with the design guidance for your device of choice. This is because different devices are made of different things - the Xilinx guidance for example states that for multiplexers greater than 64:1, the tradeoffs need to be considered.<sup>9</sup>

# 5 Finally lets get to doing some VHDL

#### 5.1 Device Overview

The Zedboard is a development board based around a Xilinx Zynq-7000 device. As previously mentioned it's got 2 ARM cores on board along with a bunch of Programmable Logic (seen in fig. 2. It's important to be aware of this because any bitstreams and designs we produce need to include an interface to one more more of these cores. Infact for the reference project they will serve as our clock source. There are heaps of things you can use which are already built in as peripherals to the PS such as GPIO, Serial Comms and PS-PL interuppt control. The fun part about FPGAs though is learning how to do this in the Programmable Logic!

<sup>9</sup>https://wiki.electroniciens.cnrs.fr/images/Xilinx\_HDL\_Coding\_style.pdf




Figure 2: The Zynq device

#### 5.2 Reference Project

The reference project provided enables you to flash some LEDs at different speeds - this demonstrates the ability to create designs with different things happening at different times and at different rates. It also contains some stubs for you to put in your own functionality; turning off and on an LED from a switch.

#### 5.2.1 File Types

A VHDL project will typically contain the following files:

- 1. Design Source Files \*.vhd: These contain the actual source code for the hardware you're describing. These should contain only synthesisable code.
- 2. Design Test Benches \*\_tb.vhd: These contain test benches for your design entities, usually suffixed with \_tb so you know it's a test bench, and will likely contain non synthesisable code.
- 3. Constraints Files \*.(ucf|xcd): These files describe any constraints of the platform or design, such as pins used, timing requirements etc. Note that these extensions are Xilinx specific, Quartus uses .qsd.
- 4. Scripts \*.(sh|tcl): These are provided to help with setting up and managing the project. tcl files seem to be what most tools prefer, and tools will often provide a number of utility functions to help with this.

#### 5.3 How a Module design turns into VHDL

In this section is an example turning from block diagram designs, into VHDL source code itself, along with an over of the data types and keywords seen in Table 2 and Table 3.

#### 5.3.1 Black Box

Using a counter for a module, where the output Q increments when the clk ticks, and the module is enabled as seen in fig. 3. The width of Q is determined by the value of data\_width. If, for example the aim is to count up to a max of 10, then data\_width would have to be at least 4 wide  $(|log_2(10)| + 1 = 4)$ . This can be seen as VHDL in fig. 4.




Figure 3: A Black Box Entity




Figure 5: Generic Moore Machine

```
entity counter is
       generic(
2
           data_width : positive;
3
4
                        : positive
5
       );
6
       port(
           {\tt clk}
                        : in std_ulogic;
                        : in std_ulogic;
8
           en
                        : in std_ulogic;
9
           rst
                        : out std_ulogic_vector(data_width-1 downto 0)
11
       );
12 end entity;
```

Figure 4: A Black Box Entity in VHDL

#### 5.3.2 White Box

Now that the inputs and outputs are designed and implemented, we can look at the insides of the module. I have chosen to use a Moore Machine  $^{10}$  like in fig.  $5^{11}$  to do this. My implementation in fig. 7 should describe the logic diagram shown in fig. 6. Shown in fig. 6 is a system whereby the output q is based on the current state output only, and not the current state plus some combination of the inputs, hence it's a *Moore Machine*. There is a *combinatorial logic* section which works out the next thing to get clocked into the register, and a *synchronous* part which clocks that through and handles the advancement of the state.

 $<sup>^{10} \</sup>verb|https://www.tutorialspoint.com/automata_theory/moore_and_mealy_machines.htm|$ 

 $<sup>^{11}{</sup>m http://www-inst.eecs.berkeley.edu/~cs150/fa05/Lectures/07-SeqLogicIIIx2.pdf}$ 




Figure 6: A White Box Entity with pseudocode Moore Machine

Keyword	Overview
nro eogg	The start of a process, in a process each instructions happens se-
process	quentially
signal	Think of it as a wire that exists between processes. They are
Signai	updated at the end of the process
variable	
variable	unlike signals
architecture	Signifies the start of the internal details of an entity
rising_edge *	Syntactic sugar equivalent to 'if clk = '1' and clk'event'

<sup>\*</sup> Not really a keyword, but important to know.

Table 2: An overview of keywords we have seen

```
1 architecture beh of counter is
      type private_register_t is record
3
4
           count: natural range 0 to max + 1;
      end record;
6
      signal reg_in : private_register_t := (count => 0);
      signal reg_out: private_register_t := (count => 0);
8
9
10 begin
11
      process(reg_out, clk, rst, en)
12
          variable v : private_register_t := (count => 0);
13
     begin
14
15
          v := reg_out;
17
          if v.count + 1 > max then
18
              v.count := 0;
           else
19
              v.count := v.count + 1;
20
          end if;
21
22
          reg_in <= v;
23
24
     end process;
      process(clk, rst, en)
27
28
      begin
          if rising_edge(clk) then
29
              if rst = '1' then
30
                  reg_out <= (count => 0);
31
               elsif en = '1' then
32
                  reg_out <= reg_in;
33
               end if;
34
          end if;
     end process;
36
37
      q <= std_ulogic_vector(to_unsigned(reg_out.count, q'length));</pre>
38
40 end architecture;
```

Figure 7: The White Box Entity in VHDL

Data Type	Overview
std_ulogic *	This is defined in the ieee.std_logic_1164 package and is an enumeration with the values 'U', 'X', '0', '1', 'Z', 'W', 'L', 'H' and '_'
std_ulogic_vector	Again defined in the ieee.std_logic_1164 package this is an array of std_ulogics
positive	This is a VHDL standard type and it's an integer with a range of 1 to at least $2^{31} - 1$
record	This is a VHDL standard type, similar to a struct

<sup>\*</sup> Many online examples use std\_logic, this is the 'resolved' version of std\_ulogic. They are effectively the same except a signal of type std\_logic can be controlled from different places and errors will only show themselves at runtime.

Table 3: An overview of data types we have seen

#### 5.4 How to get started with a new design

There are heaps of tutorials online for how to do this in all sorts of toolchains, such as https://reference.digilentinc.com/vivado/getting\_started/start or https://www.intel.com/content/www/us/en/programmable/documentation/yoq1529444104707.html so I won't cover that here. If you're reading this and it's printed then good luck typing those in! Ask me for an electronic copy and I'll make sure you get one, alternatively google *Quartus getting started* or similar.

### 5.5 How to see output from our VHDL

There are two ways to do this

- 1. **Simulation** this is often the quickest method as it allows us to delve into every signal and process of our design. This also happens on our development machine so we can make great progress and do 95% of our coding without a device.
- 2. **Putting on the hardware** this is where stuff gets tough. In this step the design will run at full speed on a device. You should only be doing this when you feel sufficiently confident that it'll work. If anything goes wrong here it can be extremely tough to debug it, or even detect it!

#### 5.5.1 Simulation

Simulations can be stimulated via a test bench (my personal favourite) or manually in some simulators. For this tutorial I have created a testbench to do this How to interpret the waveforms

#### 5.5.2 On the hardware itself

How to load onto the board

### 6 FURTHER ACTIVITIES

### 6 Further Activities

If this has been fun, and you want to learn more here are some useful resources I have had successes with:

- $\bullet$  Effective Coding with VHDL<sup>12</sup>
- $\bullet\,$  Awe some VHDL  $^{13}$
- Digital Fundamentals <sup>14</sup>

<sup>12</sup>https://www.amazon.co.uk/Effective-Coding-VHDL-Principles-Practice/dp/0262034220

 $<sup>^{13} \</sup>mathtt{https://github.com/VHDL/awesome-vhdl}$ 

 $<sup>^{14} \</sup>texttt{https://www.amazon.co.uk/Digital-Fundamentals-Thomas-L-Floyd/dp/0132737965}$