# 74AHC541; 74AHCT541

Octal buffer/line driver; 3-state

Rev. 03 — 12 November 2007

**Product data sheet** 

#### **General description** 1.

The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

The 74AHC541; 74AHCT541 are octal non-inverting buffer/line drivers with 3-state bus compatible outputs.

The 3-state outputs are controlled by the output enable inputs  $\overline{OE}0$  and  $\overline{OE}1$ .

A HIGH on  $\overline{\text{OE}}$ n causes the outputs to assume a high-impedance OFF-state.

#### 2. **Features**

- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accepts voltages higher than V<sub>CC</sub>
- For 74AHC541 only: operates with CMOS input levels
- For 74AHCT541 only: operates with TTL input levels
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


### **Ordering information**

Table 1. **Ordering information** 

Type number	Package										
	Temperature range	Name	Description	Version							
74AHC541D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1							
74AHCT541D			body width 7.5 mm								
74AHC541PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1							
74AHCT541PW			body width 4.4 mm								
74AHC541BQ	–40 °C to +125 °C	DHVQFN20	plastic dual-in-line compatible thermal enhanced	SOT764-1							
74AHCT541BQ			very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm								




## 4. Functional diagram



### 5. Pinning information

#### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
<del>OE</del> 0	1	output enable input (active LOW)
A[0:7]	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
Y[0:7]	18, 17, 16, 15, 14, 13, 12, 11	data output
OE1	19	output enable input (active LOW)
$V_{CC}$	20	supply voltage

### 6. Functional description

Table 3. Functional table[1]

Control		Input	Output
OE0	OE1	An	Yn
L	L	L	L
L	L	Н	Н
Χ	Н	X	Z
Н	X	X	Z

<sup>[1]</sup> H = HIGH voltage level;

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 V$	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I <sub>O</sub>	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
$I_{GND}$	ground current		<b>-75</b>	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$			
	SO20 package		[2] _	500	mW
	TSSOP20 package		<u>[3]</u> _	500	mW
	DHVQFN20 package		<u>[4]</u> _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state.

<sup>[2]</sup> P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

<sup>[3]</sup> Ptot derates linearly with 5.5 mW/K above 60 °C.

<sup>[4]</sup> Ptot derates linearly with 4.5 mW/K above 60 °C.

© NXP B.V. 2007. All rights reserved.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AHC	541		74AHC	T541		Unit
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
$V_{O}$	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	-	-	100	-	-	-	ns/V
ć	and fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

### 9. Static characteristics

Table 6. Static characteristics

74AHC\_AHCT541\_3

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	-40 °C t	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC541									
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
Vон	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = -50 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -50 \mu A; V_{CC} = 3.0 V$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_O = -50 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O$ = 50 $\mu$ A; $V_{CC}$ = 4.5 $V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O$ = 4.0 mA; $V_{CC}$ = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		$I_{O}$ = 8.0 mA; $V_{CC}$ = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
OZ	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.25	-	±2.5	-	±10.0	μΑ
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 0$ V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
СС	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
C <sub>I</sub>	input capacitance		-	3.0	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF
For type	74AHCT541									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	0.8	-	0.8	-	0.8	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -50  \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.8	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 50 \mu A$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
l <sub>OZ</sub>	OFF-state output current	per input pin; $V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5$ V; $I_O = 0$ A; $V_O = V_{CC}$ or GND; other pins at $V_{CC}$ or GND	-	-	±0.25	-	±2.5	-	±10.0	μΑ
II	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 0$ V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_{I} = V_{CC} - 2.1 \text{ V}; I_{O} = 0 \text{ A};$ other pins at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics** *GND* = 0 *V. For test circuit see Figure 7.* 

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C 1	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHC541										
t <sub>pd</sub>	propagation	An to Yn; see Figure 5	[2]								
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_{L} = 15 \text{ pF}$		-	5.0	7.0	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	7.0	10.5	1.0	12.0	1.0	13.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 pF$		-	3.5	5.0	1.0	6.0	1.0	6.5	ns
		$C_L = 50 pF$			5.0	7.0	1.0	8.0	1.0	9.0	ns
t <sub>en</sub>	enable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_L = 15 pF$		-	5.5	10.5	1.0	11.0	1.0	13.5	ns
		$C_L = 50 pF$		-	7.5	14.0	1.0	16.0	1.0	17.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_{L} = 15 \text{ pF}$		-	3.5	7.2	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	5.0	9.2	1.0	10.5	1.0	11.5	ns
t <sub>dis</sub>	disable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_{L} = 15 \text{ pF}$		-	6.0	11.0	1.0	12.0	1.0	14.0	ns
		$C_L = 50 pF$		-	9.5	15.4	1.0	17.5	1.0	19.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_{L} = 15 \text{ pF}$		-	4.5	7.5	1.0	8.0	1.0	9.5	ns
		$C_L = 50 pF$		-	6.5	8.8	1.0	10.0	1.0	11.0	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[3]	-	10	-	-	-	-	-	pF

 Table 7.
 Dynamic characteristics ...continued

GND = 0 V. For test circuit see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	-40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHCT541								ı		
t <sub>pd</sub>	propagation	An to Yn; see Figure 5	[2]								
	delay	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.5	5.5	1.0	6.5	1.0	7.0	ns
		$C_L = 50 pF$		-	5.0	8.5	1.0	9.5	1.0	11.0	ns
t <sub>en</sub>	enable time	OEn to Yn; see Figure 6									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.0	7.0	1.0	8.0	1.0	9.0	ns
		$C_L = 50 pF$		-	5.5	10.0	1.0	12.0	1.0	12.5	ns
t <sub>dis</sub>	disable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	5.0	7.0	1.0	8.0	1.0	9.0	ns
		$C_{L} = 50 \text{ pF}$		-	7.0	10.0	1.0	12.0	1.0	12.5	ns
$C_{PD}$	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$ ; $f = 1 \text{ MHz}$ ; $V_I = \text{GND to } V_{CC}$	[3]	-	12	-	-	-	-	-	pF

<sup>[1]</sup> Typical values are measured at nominal supply voltage ( $V_{CC} = 3.3 \text{ V}$  and  $V_{CC} = 5.0 \text{ V}$ ).

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

t<sub>en</sub> is the same as t<sub>PZL</sub> and t<sub>PZH</sub>.

 $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation  $P_D$  ( $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:


f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts.

### 11. Waveforms



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.

Fig 5. Propagation delay input (An) to output (Yn)





Table 8. **Measurement points** 

Fig 6. Enable and disable times

Туре	Input	Output					
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
74AHC541	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V			
74AHCT541	1.5 V	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V			

74AHC\_AHCT541\_3 © NXP B.V. 2007. All rights reserved.

10 of 16



 $R_L$  = Load resistor S1 = Test selection switch

Fig 7. Load circuitry for switching times

C<sub>L</sub> = Load capacitance including jig and probe capacitance


Table 9. Test data

Туре	Input		Load	Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
74AHC541	$V_{CC}$	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$	
74AHCT541	3.0 V	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$	

### 12. Package outline

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014

0.009

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	155UE DATE	
SOT163-1	075E04	MS-013				<del>99-12-27</del> 03-02-19	

0.394

0.039

0.016

Fig 8. Package outline SOT163-1 (SO20)


0.004

0.089

74AHC\_AHCT541\_3 © NXP B.V. 2007. All rights reserved.

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



_							٠-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT360-1		MO-153				<del>99-12-27</del> 03-02-19	
	<u> </u>	<u> </u>			·		

Fig 9. Package outline SOT360-1 (TSSOP20)

74AHC\_AHCT541\_3 © NXP B.V. 2007. All rights reserved.

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 10. Package outline SOT764-1 (DHVQFN20)

74AHC\_AHCT541\_3 © NXP B.V. 2007. All rights reserved.

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74AHC_AHCT541_3	20071112	Product data sheet		74AHC_AHCT541_2			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Section 3: DHVQFN20 package added.</li> </ul>						
	Section 8: c	lerating values added for D	HVQFN20 package.				
	• Section 12:	outline drawing added for I	DHVQFN20 package.				
74AHC_AHCT541_2 (939775006301)	19991124	Product specification		74AHC_AHCT541_1			
74AHC_AHCT541_1 (939775004256)	19980921	Product specification		-			
·	·			·			

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

### 17. Contents

1	General description
2	Features
3	Ordering information 1
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms
12	Package outline
13	Abbreviations14
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

