Skip to content
View habibagamal's full-sized avatar

Highlights

  • Pro

Block or report habibagamal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AUCOHL/OGRE AUCOHL/OGRE Public

    Global Router Built for ICCAD Contest 2019

    C++ 30 13

  2. RISC-V-Implementation RISC-V-Implementation Public

    This is a Verilog Implementation of RISC-V CPU that implements RV32I and RV16I and supports interrupt handling and some CSR instuctions and registers

    Verilog 4 2

  3. SoC_Automation SoC_Automation Public

    SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.

    Verilog 36 6

  4. osamahammad21/Distributed osamahammad21/Distributed Public

    C++ 2

  5. palindali/Snapchat-like-Application palindali/Snapchat-like-Application Public

    Computer Vision course final project.

    Python 2

  6. MLUtilityApp-Django MLUtilityApp-Django Public

    Loan Status Prediction using Python and Django

    JavaScript