



Microprocessors & Microcontrollers (ECE3004)


Module – 03 (Part – 02)

8051 Microcontroller

Dr. Susant Kumar Panigrahi

Assistant Professor


School of Electrical & Electronics Engineering



Learning Methodology

❖ Hardware Information

- Internal architecture of the processor (8085, 8086, 8051 etc.)
- Internal architecture of peripheral interface controller (viz. 8255, 8251, 8253, 8237, 8259 etc.)
- Circuit connections of the processor & peripheral devices (like connection among components in a PCB)



❖ Software Instructions

- Complex Instruction Set Computer (CISC)
- Reduced Instruction Set Computer (RISC)

Module-3 Syllabus

8051 Microcontroller:

- Intel MCS-51family features – 8051 -organization and architecture, addressing modes, Instruction set, conditional instructions, I/O Programming, Arithmetic logic instructions, single bit instructions, interrupt handling, programming counters, timers and Stack.

Unit-III (Part-02): Microcontroller Programming

8051 Instruction Set

5

The structure of the 8051 Microcontroller Instruction: An 8051 Instruction consists of an

1. **Opcode** (short of Operation – Code)
2. **Operand(s)** of size Zero Byte, One Byte or Two Bytes.

The **Op-Code** part of the instruction contains the Mnemonic, which specifies the type of operation to be performed. All Mnemonics or the Opcode part of the instruction are of One Byte size.

Operand defines the data being processed by the instructions.

- ✓ No Operand ✓
- ✓ Data value ✓
- ✓ I/O Port ✓
- ✓ Memory Location ✓
- ✓ CPU register ✓

Instruction
Format

MNEMONIC

DESTINATION OPERAND, SOURCE OPERAND

NOTE: Instruction can be:

1. ~~One~~-byte instruction, which contains only opcode ✓
2. ~~Two~~-byte instructions, where the second byte is the operand ✓
3. ~~Three~~ byte instructions, where the operand makes up the second and third byte.

8051 Instruction Set


6

- Based on the operation they perform, all the instructions in the 8051 Microcontroller Instruction Set are divided into five groups:
 - i. Data Transfer Instructions
 - ii. Arithmetic Instructions
 - iii. Logical Instructions
 - iv. Boolean or Bit Manipulation Instructions
 - v. Program Branching Instructions

i. Data Transfer Instructions

The Data Transfer Instructions are associated with transfer with data between registers or external program memory or external data memory.

- i. MOV
- ii. MOVC
- iii. MOVX
- iv. PUSH
- v. POP
- vi. XCH
- vii. XCHD



Example

Operation:

Function:

Syntax:

Exchange Digit

XCHD A, @R0/@R1

Instructions	OpCode	Bytes	Cycles	Flags
XCHD A,@R0	0xD6	1	1	None
XCHD A,@R1	0xD7	1	1	None

Mnemonic	Instruction	Description	Addressing Mode	# of Bytes	# of Cycles
MOV	A, #Data	A ← Data	Immediate	2	1
	A, Rn	A ← Rn	Register	1	1
	A, Direct	A ← (Direct)	Direct	2	1
	A, @Ri	A ← @Ri	Indirect	1	1
	Rn, #Data	Rn ← data	Immediate	2	1
	Rn, A	Rn ← A	Register	1	1
	Rn, Direct	Rn ← (Direct)	Direct	2	2
	Direct, A	(Direct) ← A	Direct	2	1
	Direct, Rn	(Direct) ← Rn	Direct	2	2
	Direct1, Direct2	(Direct1) ← (Direct2)	Direct	3	2
	Direct, @Ri	(Direct) ← @Ri	Indirect	2	2
	Direct, #Data	(Direct) ← #Data	Direct	3	2
	@Ri, A	@Ri ← A	Indirect	1	1
	@Ri, Direct	@Ri ← Direct	Indirect	2	2
	@Ri, #Data	@Ri ← #Data	Indirect	2	1
	DPTR, #Data16	DPTR ← #Data16	Immediate	3	2
MOVC	A, @A+DPTR	A ← Code Pointed by A+DPTR	Indexed	1	2
	A, @A+PC	A ← Code Pointed by A+PC	Indexed	1	2
	A, @Ri	A ← Code Pointed by Ri (8-bit Address)	Indirect	1	2
MOVX	A, @DPTR	A ← External Data Pointed by DPTR	Indirect	1	2
	@Ri, A	@Ri ← A (External Data 8-bit Addr)	Indirect	1	2
	@DPTR, A	@DPTR ← A (External Data 16-bit Addr)	Indirect	1	2
PUSH	Direct	Stack Pointer SP ← (Direct)	Direct	2	2
POP	Direct	(Direct) ← Stack Pointer SP	Direct	2	2
XCH	Rn	Exchange ACC with Rn	Register	1	1
	Direct	Exchange ACC with Direct Byte	Direct	2	1
	@Ri	Exchange ACC with Indirect RAM	Indirect	1	1
XCHD	A, @Ri	Exchange ACC with Lower Order Indirect RAM	Indirect	1	1

ii. Arithmetic Instructions

These instructions are used to perform various mathematical operations like addition, subtraction, multiplication, and division etc.

- i. ADD
- ii. ADDC
- iii. SUBB
- iv. INC
- v. DEC
- vi. MUL
- vii. DIV
- viii. DA A

- a. The arithmetic instructions has no knowledge about the data format i.e. signed, unsigned, ASCII, BCD, etc.
- b. The operations performed by the arithmetic instructions affect flags like carry, overflow, zero, etc. in the PSW Register.

Mnemonic	Instruction	Description	Addressing Mode	# of Bytes	# of Cycles
ADD	A, #Data	$A \leftarrow A + \text{Data}$	Immediate	2	1
	A, Rn	$A \leftarrow A + Rn$	Register	1	1
	A, Direct	$A \leftarrow A + (\text{Direct})$	Direct	2	1
	A, @Ri	$A \leftarrow A + @Ri$	Indirect	1	1
ADDC	A, #Data	$A \leftarrow A + \text{Data} + C$	Immediate	2	1
	A, Rn	$A \leftarrow A + Rn + C$	Register	1	1
	A, Direct	$A \leftarrow A + (\text{Direct}) + C$	Direct	2	1
	A, @Ri	$A \leftarrow A + @Ri + C$	Indirect	1	1
SUBB	A, #Data	$A \leftarrow A - \text{Data} - C$	Immediate	2	1
	A, Rn	$A \leftarrow A - Rn - C$	Register	1	1
	A, Direct	$A \leftarrow A - (\text{Direct}) - C$	Direct	2	1
	A, @Ri	$A \leftarrow A - @Ri - C$	Indirect	1	1
MUL	AB	Multiply A with B ($A \leftarrow$ Lower Byte of $A*B$ and $B \leftarrow$ Higher Byte of $A*B$)	--	1 ✓	4
DIV	AB	Divide A by B ($A \leftarrow$ Quotient and $B \leftarrow$ Remainder)	--	1 ✓	4
DEC	A	$A \leftarrow A - 1$	Register	1	1
	Rn	$Rn \leftarrow Rn - 1$	Register	1	1
	Direct	$(\text{Direct}) \leftarrow (\text{Direct}) - 1$	Direct	2	1
	@Ri	$@Ri \leftarrow @Ri - 1$	Indirect	1	1
INC	A	$A \leftarrow A + 1$	Register	1	1
	Rn	$Rn \leftarrow Rn + 1$	Register	1	1
	Direct	$(\text{Direct}) \leftarrow (\text{Direct}) + 1$	Direct	2	1
	@Ri	$@Ri \leftarrow @Ri + 1$	Indirect	1	1
	DPTR	$DPTR \leftarrow DPTR + 1$	Register	1	2
DA	A	Decimal Adjust Accumulator	--	1	1

iii. Logical Instructions

The logical instructions are the instructions which are used for performing some operations like AND, OR, NOT, X-OR and etc., on the operands.

- i. ANL
- ii. ORL
- iii. XRL
- iv. CLR
- v. CPL
- vi. RL
- vii. RLC
- viii. RR
- ix. RRC
- x. SWAP

Mnemonic	Instruction	Description	Addressing Mode	# of Bytes	# of Cycles
ANL	A, #Data	$A \leftarrow A \text{ AND Data}$	Immediate	2	1
	A, Rn	$A \leftarrow A \text{ AND Rn}$	Register	1	1
	A, Direct	$A \leftarrow A \text{ AND (Direct)}$	Direct	2	1
	A, @Ri	$A \leftarrow A \text{ AND @Ri}$	Indirect	1	1
	Direct, A	$(\text{Direct}) \leftarrow (\text{Direct}) \text{ AND A}$	Direct	2	1
	Direct, #Data	$(\text{Direct}) \leftarrow (\text{Direct}) \text{ AND \#Data}$	Direct	3	2
ORL	A, #Data	$A \leftarrow A \text{ OR Data}$	Immediate	2	1
	A, Rn	$A \leftarrow A \text{ OR Rn}$	Register	1	1
	A, Direct	$A \leftarrow A \text{ OR (Direct)}$	Direct	2	1
	A, @Ri	$A \leftarrow A \text{ OR @Ri}$	Indirect	1	1
	Direct, A	$(\text{Direct}) \leftarrow (\text{Direct}) \text{ OR A}$	Direct	2	1
	Direct, #Data	$(\text{Direct}) \leftarrow (\text{Direct}) \text{ OR \#Data}$	Direct	3	2
XRL	A, #Data	$A \leftarrow A \text{ XRL Data}$	Immediate	2	1
	A, Rn	$A \leftarrow A \text{ XRL Rn}$	Register	1	1
	A, Direct	$A \leftarrow A \text{ XRL (Direct)}$	Direct	2	1
	A, @Ri	$A \leftarrow A \text{ XRL @Ri}$	Indirect	1	1
	Direct, A	$(\text{Direct}) \leftarrow (\text{Direct}) \text{ XRL A}$	Direct	2	1
	Direct, #Data	$(\text{Direct}) \leftarrow (\text{Direct}) \text{ XRL \#Data}$	Direct	3	2
CLR	A	$A \leftarrow 00H$	--	1	1
CPL	A	$A \leftarrow A$	--	1	1
RL	A	Rotate ACC Left	--	1	1
RLC	A	Rotate ACC Left through Carry	--	1	1
RR	A	Rotate ACC Right	--	1	1
RRC	A	Rotate ACC Right through Carry	--	1	1
SWAP	A	Swap Nibbles within ACC	--	1	1

iv. Bit Manipulation Instructions

As the name suggests, Boolean or Bit Manipulation Instructions will deal with bit variables. We know that there is a special bit-addressable area in the RAM and some of the Special Function Registers (SFRs) are also bit addressable.

- i. CLR
- ii. SETB
- iii. MOV
- iv. JC
- v. JNC
- vi. JB
- vii. JNB
- viii. JBC
- ix. ANL
- x. ORL
- xi. CPL

Mnemonic	Instruction	Description	# of Bytes	# of Cycles
CLR	C	$C \leftarrow 0$ (C = Carry Bit)	1	1
	Bit	$\text{Bit} \leftarrow 0$ (Bit = Direct Bit)	2	1
SET	C	$C \leftarrow 1$	1	1
	Bit	$\text{Bit} \leftarrow 1$	2	1
CPL	C	$C \leftarrow \overline{C}$	1	1
	Bit	$\text{Bit} \leftarrow \overline{\text{Bit}}$	2	1
ANL	C, /Bit	$C \leftarrow C \cdot \overline{\text{Bit}}$ (AND)	2	1
	C, Bit	$C \leftarrow C \cdot \text{Bit}$ (AND)	2	1
ORL	C, /Bit	$C \leftarrow C + \overline{\text{Bit}}$ (OR)	2	1
	C, Bit	$C \leftarrow C + \text{Bit}$ (OR)	2	1
MOV	C, Bit	$C \leftarrow \text{Bit}$	2	1
	Bit, C	$\text{Bit} \leftarrow C$	2	2
JC	rel	Jump is Carry (C) is Set	2	2
JNC	rel	Jump is Carry (C) is Not Set	2	2
JB	Bit, rel	Jump is Direct Bit is Set	3	2
JNB	Bit, rel	Jump is Direct Bit is Not Set	3	2
JBC	Bit, rel	Jump is Direct Bit is Set and Clear Bit	3	2

v. Branch and Looping Instructions

These instructions control the flow of program logic.

- i. LJMP
- ii. AJMP
- iii. SJMP
- iv. JZ
- v. JNZ
- vi. CJNE
- vii. DJNZ
- viii. NOP
- ix. LCALL
- x. ACALL
- xi. RET
- xii. RETI
- xiii. JMP

a. All these instructions, except the NOP (No Operation) affect the Program Counter (PC) in one way or other.

Mnemonic	Instruction	Description	# of Bytes	# of Cycles
ACALL	ADDR11	Absolute Subroutine Call $PC + 2 \rightarrow (SP); ADDR11 \rightarrow PC$	2	2
LCALL	ADDR16	Long Subroutine Call $PC + 3 \rightarrow (SP); ADDR16 \rightarrow PC$	3	2
RET	--	Return from Subroutine $(SP) \rightarrow PC$	1	2
RETI	--	Return from Interrupt	1	2
AJMP	ADDR11	Absolute Jump $ADDR11 \rightarrow PC$	2	2
LJMP	ADDR16	Long Jump $ADDR16 \rightarrow PC$	3	2
SJMP	rel	Short Jump $PC + 2 + rel \rightarrow PC$	2	2
JMP	@A + DPTR	$A + DPTR \rightarrow PC$	1	2
JZ	rel	If A=0, Jump to PC + rel	2	2
JNZ	rel	If A \neq 0, Jump to PC + rel		
CJNE	A, Direct, rel	Compare (Direct) with A. Jump to PC + rel if not equal	3	2
	A, #Data, rel	Compare #Data with A. Jump to PC + rel if not equal	3	2
	Rn, #Data, rel	Compare #Data with Rn. Jump to PC + rel if not equal	3	2
	@Ri, #Data, rel	Compare #Data with @Ri. Jump to PC + rel if not equal	3	2
DJNZ	Rn, rel	Decrement Rn. Jump to PC + rel if not zero	2	2
	Direct, rel	Decrement (Direct). Jump to PC + rel if not zero	3	2
NOP		No Operation	1	1

[Label]: Mnemonic Destination operand Source operand [; Comment]

↑ ↑

Instructions

op code (Machine Code)
↑
Compulsary

operand ✓
(user defined)
programmer defined
values

Microcontroller Programming

4-Tstates = 1 MLC
4 clock period/cycle = 1 MLC subsystem


HERE : MOV R1,

HERE : MOV R1, A ; Comment ...
 Label ↑ ↑ ↑
 Instruction Destination operand Source register

opcode → machine code (Hex value)

HERE: Mov A₁ #055H


opcode operand Hex




Clock Cycle, Machine Cycle and Instruction Cycle ✓

1 state = 2 clock cycles

$$f_{osc} \quad T = \frac{1}{f_{osc}}$$



8051 Clock Circuit



Minimum Ckt connection

Freq at which the MC operates

6 States = 12 clock cycles = 1 Machine cycle ✓

Quartz Crystal $f_{osc} = 11.059 \text{ MHz}$

- The CPU takes a certain number of clock cycles to execute an instruction. These clock cycles are referred to as machine cycles.

freq. for 1 MC = $\frac{1}{T_{MC}}$ = $\frac{f_{osc}}{12}$

12 Clock Cycles = 1 Machine Cycle.

1 Clock Cycle(period) = $\frac{1}{f_{osc}}$ Secs.

12 Clock Cycles = 1 Machine Cycle = $\frac{12}{f_{osc}}$ Secs. 'OR' Machine Cycle Freq. = $\frac{f_{osc}}{12}$ Hz.

- 1 Machine cycle = 1 Byte of Instruction.

$f_{osc} = \text{clock freq.}$

$$T = \frac{1}{f_{osc}}$$

12-clock cycles to make one MC

Time for 1 MC = $1 \text{ MC} = 12 \times \frac{1}{f_{osc}}$

Clock Cycle, Machine Cycle and Instruction Cycle

Example # 1:

- Lets find the time period of the machine cycle in each case for the following crystal frequency of different 8051 based systems: 11.0592 MHz, 16 MHz, 20 MHz

f_{osc1} f_{osc2} f_{osc3}

Answer:

- ✓ 11.0592 MHz:

$$11.0592/12 = 921.6 \text{ KHz}$$

$$\text{Machine cycle} = 1/921.6 \text{ KHz} = 1.085 \mu\text{s} [\mu\text{s}=\text{microsecond}]$$

- ✓ 16 MHz:

$$16\text{MHz}/12 = 1.333 \text{ MHz}$$

$$\text{Machine cycle} = 1/1.333 \text{ MHz} = 0.75 \mu\text{s} [\mu\text{s}=\text{microsecond}]$$

- ✓ 20MHz:

$$20\text{MHz}/12 = 1.66 \text{ MHz}$$

$$\text{Machine Cycle} = 1/1.66 \text{ MHz} = 0.60 \mu\text{s} [\mu\text{s}=\text{microsecond}]$$

✓

$$f_{osc} = 16\text{MHz}$$
$$T = \frac{1}{f_{osc}} = \frac{1}{16 \times 10^6} = 0.0625 \mu\text{s}$$
$$1\text{MIC} = 12 \times 0.0625 \mu\text{s} = 0.75 \mu\text{s}$$

✓

$$1\text{MIC TP} = 0.60 \mu\text{s}$$

$$f_{osc1} = 11.059\text{MHz}$$

$$T = \frac{1}{f_{osc1}} = \frac{1}{11.059 \times 10^6} \text{ sec}$$

clock freq. = 0.0904 μs

1 Machine cycle = $12 \times T$

$$= 12 \times 0.0904$$

$$= 1.085 \mu\text{s}$$

Clock Cycle, Machine Cycle and Instruction Cycle

Example # 2:

- Lets find how long it takes to execute each of the following instructions, for a crystal frequency of 11.0592 MHz. The machine cycle of a system of 11.0592 MHz is 1.085 us.

$$f_{\text{osc}} = 11.059 \text{ MHz}$$
$$T = \frac{1}{11.059 \times 10^6}$$
$$= 0.0904 \mu\text{s}$$
$$\Delta M/C = 12 \times T$$
$$= 1.085 \mu\text{s}$$

INSTRUCTION	MACHINE CYCLE	TIME TO EXECUTE
MOV R2, #55H	1	1x1.085 us = 1.085 us
DEC R2	1	1x1.085 us = 1.085 us
DJNZ R2, target	2	2x1.085 us = 2.17 us
LJMP	2	2x1.085 us = 2.17 us
SJMP	2	2x1.085 us = 2.17 us
NOP	1	1x1.085 us = 1.085 us
MUL AB	4	4x1.085 us = 4.34 us

$\Sigma ?$

Generate delay

```

DELAY: MOV R3, #0FFH
AGAIN: DJNZ R3, AGAIN
      RET
    
```

END

DJNZ: Decrement Jump not equal


for @

$$1 \mu s = \frac{12}{11.059 \text{ MHz}} = 1.08 \mu s$$

```

R3 = FFH = 255
R3 ← R3 - 1
R3 ← 254
    
```

Square wave generation



```

R3 = 255
R3 ← 255 - 1
R3 ← 254
    
```

Loop {
 $T_{ON} = T_{OFF} = 5 \mu s$

ACALL DELAY

```

ORG 0000H
G G G G G G G G G G
G G G G G G G G G G
ACALL DELAY
    
```

PC ← PC + 4

function

1st line - 1 M/C
 2nd line - 255 X 2 M/C

for $i = \underline{\underline{1}} : \underline{\underline{100}}$

$$\left[(255 \times 2) + 1 \right] \text{ M/C}$$

loop (100 times)

$$\text{Time Delay} = \left[(255 \times 2) + 1 \right] \times 1.0859 \mu\text{secs}$$

Square wave

HERE: SETB P1.0 ✓
 ACALL DELAY ✓
 CLR P1.0 ✓ ACALL DELAY
 SJMP HERE



Square Wave Generation using 8051

Subroutine

DELAY: MOV R1, #OFFH

AGAIN: DJNZ R1, HERE

RET

DIS MLC



$$R1 \leftarrow \underline{255}$$
$$T_{SS6} \text{ max } \underline{R1} \leftarrow R1 - 1$$

$R_1 \leftarrow 254$

$$R_1 \leftarrow R_1 - 1$$

RLK 253

Times: 255



for $i = 1 : 100$
 $\{ =$
 $\} \text{ end } i = i + 1$

Ex:-

DELAY: MOV R4, #05H + 2M/c

Calculate
Total time
delay of
for = 11.059MHz

L3: MOV R5, #0FFH

L2: MOV R6, #0FFH

L1: DJNZ R6, L1 ✓; 255 x 2M/c

DJNZ R5, L2 ✓; 255 x 255 x 2

DJNZ R4, L3 ✓; (255 x 255 x 05 x 2) M/c

RET + 2M/c

[1M/c + 2M/c
+ (255 x 255 x 05 x 2)] M/c

≈ 785 micro

≈ 785, 286 micro ≈ 0.785m.

10 x 100 x 50

for i = 1:10
for j = 1:100
for k = 1:50
end
end
end


Square Wave Generation & LED Interfacing

- Write a program to generate square wave at port pin P1.0. Also calculate the time period of the generated square wave.

```
; -----  
; Programme to generate Square Wave.  
; Output can be seen in Port P1.0.  
; Author: Dr. Susant Kumar Panigrahi  
; Dt: 30.12.2020 (Version 1.0)  
; -----  
  
ORG 0000H      ; Initialize the program counter (PC)  
LJMP START     ; Jump to the level 'START'  
  
ORG 0050H      ; Start the program from this location  
START: SETB P1.0      ; Set the Port P1.0  
      ACALL DELAY     ; Call Delay Subroutine (On Time)  
      CLR P1.0        ; Clear the port pin P1.0  
      ACALL DELAY     ; Call Delay Subroutine (Off Time)  
      LJMP START      ; Repeat the process.  
  
DELAY: MOV R4, #05H   ; Delay Subroutine  
      L3: MOV R5, #0FFH ; Three registers are used to generate delay  
      L2: MOV R6, #0FFH  
  
      L1: DJNZ R6, L1  
          DJNZ R5, L2  
          DJNZ R4, L3  
          RET  
      END
```

P1.0
LED 'glow'
ON/OFF
DELAY

SETB P1.0
ACALL DELAY
CLR P1.0
ACALL DELAY



7-Seg Display interfacing using Delay

Prog. Algorithm

Counter - R1 \leftarrow 10



DELAY wait

Count = 0
NO
Stop the loop

create look-up table
in ROM

get Display
Data from
ROM




Look-up Table

0 \rightarrow 3FH
1 - 06H
2 - 5BH
⋮
9 - 6FH

Burn the value in Look-up
Table into ROM.

Square Wave Generation & LED Interfacing

- Write a program to generate square wave at port pin P1.0. Also calculate the time period of the generated square wave.



Calculate the Delay ?

Add Two Numbers stored in Memory

- Write a program to add two numbers stored in memory location 40H and 41H and store the resultant sum in 50H. Also display the result in Port P1. The carry need to be stored in memory location 51H.


```
// Program to ADD Two numbers... Display SUM in Port P1
ORG 0000H
LJMP START

ORG 0050H
START: MOV P1, #00H           ; Initialize Port P1 as output port
      SETB PSW.4             ; Select Register BANK 03
      SETB PSW.3
      MOV R0, #1AH           ; Store Values to be added in registers
      MOV R1, #20H
      MOV 40H, R0            ; Store 1AH in memory location 40H
      MOV 41H, R1            ; Store data in memory location 41H

      ; Addition Operation
      MOV R2, #00H           ; Indicate Carry bit
      MOV A, 40H             ; Get the value stored in 40H
      ADD A, 41H             ; Add two number in 40h and 41H and store the result in A
      MOV 50H, A             ; Resultant Sum store in memory location 50H
      MOV P1, A              ; Display Resultant Sum in Port P1
      ; Check if carry bit is set or not ----
      JNC SKIP               ; Jump if carry bit is not set to SKIP
      INC R2
SKIP:  MOV 51H, R2            ; Store the carry in 51H
HERE:  SJMP HERE             ; Stay HERE: Inifinity LOOP
      END                   ; HLT The programe HERE
```

Add Two Numbers stored in Memory (Ckt. Diagram)

- Write a program to add two numbers stored in memory location 40H and 41H and store the resultant sum in 50H. Also display the result in Port P1. The carry need to be stored in memory location 51H.



Multiply Two Numbers stored in Memory

- Write a program to multiply two numbers stored in memory location 40H and 41H and store the resultant product in 50H (Lower Byte) and 51H (Higher Byte), respectively. Also send these values to display the output in Port P1 and P2.


```
// Program to Mutlply Two numbers... Display Product in Port P1 and P2
ORG 0000H
LJMP START

ORG 0050H
START:  MOV     P1, #00H           ; Initialize Port P1 as output port
        SETB    PSW.4           ; Select Register BANK 03
        SETB    PSW.3
        MOV     R0, #0FFH       ; Store Values to be multiplied in regsiters
        MOV     R1, #0FFH
        MOV     40H, R0         ; Store data in memory location 40H
        MOV     41H, R1         ; Store data in memory location 41H

        ; Multiplication Operation
        MOV     A, 40H          ; Get the value stored in 40H
        MOV     B, 41H          ; Get the value stored in 41H
        MUL     AB              ; Multiply Two Numbers
        MOV     50H, A          ; Store the product in consicutive memory locations
        MOV     51H, B
        MOV     P1, A           ; Display Resultant Sum in Port P1
        MOV     P2, B

HERE:   SJMP     HERE           ; Stay HERE: Inifinity LOOP
        END                  ; HLT The programe HERE
```

Multiply Two Numbers stored in Memory (Ckt. Diagram)



Addition of Two Numbers stored in External Memory

- See the following external RAM memory add the content of location 2000H and 2001H. Store the resultant carry in external RAM location 2003H and sum value in 2002H.

```
// Add the content stored in External RAM

ORG      0000H
LJMP     START

ORG      0050H
START:   SETB     PSW.4      ; Select BANK 03
        SETB     PSW.3
        MOV      R2, #00H   ; Carry BIT indicator
        ; Access the external RAM locations
        MOV      DPTR, #2000H ; Ext. RAM location
        MOVX     A, @DPTR    ; GET the value in Memory Location hold by DPTR
        MOV      R3, A      ; Store the value in R3
        INC      DPTR       ; Get the next Address Location
        MOVX     A, @DPTR
        ADD      A, R3      ; ADD two numbers
        JNC      SKIP       ; If not carry is SET jump to SKIP
        INC      R2
        ; NOW Store the addition result value in next memory location
SKIP:    INC      DPTR
        MOVX     @DPTR, A
        INC      DPTR
        MOV      A, R2
        MOVX     @DPTR, A
HERE:    SJMP     HERE
```

External RAM	
2000H	#Num1
2001H	#Num2
2002H	#SUM
2003H	#Carry

Bulk data transfer (Internal RAM)

- Move 10 Bytes of data from some internal RAM locations to some other locations of 10 Bytes.

```
// Move 10 bytes of data from internal RAM locations to other locations

        ORG      0000H
        LJMP     START

        ORG      0050H
START:   SETB     PSW.4           ; Select BANK 03
        SETB     PSW.3

        MOV      R0,      #30H   ; Starting location of internal RAM where data is stored
        MOV      R1,      #40H   ; Starting location where data to be transfered
        MOV      R7,      #0AH   ; Counter Register
        ; Start transfer


BACK:    MOV      A,        @R0    ; Indirect addressing mode
        MOV      @R1,      A
        INC      R0             ; Next Address location
        INC      R1
        DJNZ     R7,        BACK   ; Do the transfer for exactly 10 Bytes
HERE:    SJMP     HERE
```


Practice the following programs

Text Book: 8051 Microcontroller and Embedded Systems: Mazidi and Mazidi

1. Move 10 Bytes of data from some internal RAM locations to external RAM locations of 10 Bytes.
2. Transfer data of 10 bytes from external RAM locations 5140H to external RAM location starting from 9384H
3. The word "SAM" is to be burned in the flash ROM locations starting from 0040H. Write a program to do this and also read this data into internal RAM locations starting from 60H.
4. Write an assembly language program (ALP) to divide two numbers '75H' and '25H' and store the result in 'BANK 2' register R0 (Quotient) and R1 (Remainder). Display the values in PORT P1 (Quotient) and P2 (Remainder).
5. Write a ALP for 8051 to find the square root of a perfect square number and display the resultant value in port P1.
6. Write an ALP for 8051 to generate 3-Bit Up Counter and show the changes with exactly 0.5msec delay in PORT pin P1.0 (LSB), P1.1, P1.2 (MSB).
7. Write an ALP for 8051 to generate delay of on time period 0.05ms and off time period 0.1msec.
8. Write a program to continuously get 8-bit of data from Port P1 and send it to Port 0. Simultaneously, generate clock on Port pin P2.0.

8051: Timer/Counter Operations



Example 9-15

Find the frequency of a square wave generated on pin P1.0.

Solution:

```

MOV    TMOD, #2H    ;Timer 0, mode 2
MOV    TH0, #0
AGAIN: MOV    R5, #250 ;count 250 times
        ACALL DELAY
        CPL    P1.0
        SJMP  AGAIN
DELAY: SETB   TR0      ;start
BACK:  JNB    TF0, BACK
        CLR    TR0      ;stop
        CLR    TF0      ;clear TF
        DJNZ   R5, DELAY ;timer 2: auto-reload
        RET

```

$T = 2 (250 \times 256 \times 1.085 \mu s) = 138.88 \text{ ms}$, and frequency = 72 Hz. 60