Skip to content

hess105/Verilog-Depot

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

18 Commits
 
 
 
 
 
 

Repository files navigation

Verilog Depot

Welcome to my Verilog Repository! This repository contains a collection of various Verilog projects. Hope you'll find something useful here.

Table of Contents

  1. Introduction
  2. Projects List
  3. How to Use

Introduction

Verilog is a hardware description language (HDL) used for designing and simulating digital circuits. It is widely used in the field of digital design, FPGA programming, and ASIC development. This repository aims to provide a curated collection of Verilog projects that can serve as educational resources, reference implementations, or starting points for your own designs. In these cases, an ice40HX8K FPGA is utilized to run the programs. A majority of these programs are designed to run on a simulation provided by Purdue Univeristy provided here: [https://verilog.ecn.purdue.edu/].

Projects List

Below is a list of projects included in this repository:

  1. Binary to 7-Segment Display Converter: A Verilog module that takes a 3-digit binary input and converts it into signals to drive a 7-segment display.

  2. Multiplexers and Encoders: A collection of Verilog modules that fall into the realm of multiplexers and encoders of various types.

How to Use

Each project in this repository is contained within its own directory. Inside each project directory, you will find the Verilog source files along with any necessary documentation or testbenches.

About

Collection of Verilog Code

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published