Skip to content

Tweak circuits designed in VHDL/Verilog like CDC synchronizers: Pulse synchronizer, Reset synchronizer, Two-flop synchronizer, Edge detectors, Pulse generators, Clock gating etc.

iammituraj/tweak_circuits

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

38 Commits
 
 
 
 
 
 

Repository files navigation

tweak_circuits

Tweak circuits designed in VHDL/Verilog like CDC synchronizers, Reset synchronizers, Edge detectors, Pulse generators etc.

Source codes included

-- Multi-flop Synchronizer for CDC

-- Asynchronous Reset Synchronizer

-- Asychronous Reset De-assertion Synchronizer

-- Pulse Synchronizer for CDC

-- Mux-based Data Synchronizer for CDC

-- Edge Detector

-- Reset Stretcher

-- Min Width Resetter

-- Clock Divider

-- Pulse Generator

-- Clock Gate

Comments

All codes are fully synthesizable and tested. All are open-source codes, free to use, modify and distribute without any conflicts of interest with the original developer.

Developer

Mitu Raj, iammituraj@gmail.com

About

Tweak circuits designed in VHDL/Verilog like CDC synchronizers: Pulse synchronizer, Reset synchronizer, Two-flop synchronizer, Edge detectors, Pulse generators, Clock gating etc.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages