Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix bug related to late connection signal prop with wires #218

Merged
merged 1 commit into from
Dec 6, 2022

Conversation

mkorbel1
Copy link
Contributor

@mkorbel1 mkorbel1 commented Dec 6, 2022

Description & Motivation

A bug was introduced in #199 where connecting two Logics together wouldn't propagate signals downstream at connection time if the values were different. This PR fixes the issue by propagating the change downstream to listeners upon connection.

Related Issue(s)

N/A

Testing

Added a simple new test that failed without the fix, based on original bug report

Backwards-compatibility

Is this a breaking change that will not be backwards-compatible? If yes, how so?

No

Documentation

Does the change require any updates to documentation? If so, where? Are they included?

No

@mkorbel1 mkorbel1 merged commit 78a09de into intel:main Dec 6, 2022
@mkorbel1 mkorbel1 deleted the fixlateprop branch December 6, 2022 18:54
quekyj pushed a commit to quekyj/rohd that referenced this pull request Jan 9, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant