Skip to content

enable mixed dtype benchmark #472

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 9 commits into from
Aug 26, 2025
Merged

enable mixed dtype benchmark #472

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
9 commits
Select commit Hold shift + click to select a range
0787624
enable mixed dtype benchmark
taozha2 Jul 24, 2025
07e1d2b
update
taozha2 Jul 24, 2025
408af57
Update benchmark_runner.hpp
taozha2 Jul 24, 2025
34e2059
Update mixed_dtype_utils.hpp
taozha2 Jul 24, 2025
cf38651
update
taozha2 Jul 24, 2025
b3da839
update
taozha2 Jul 24, 2025
9012384
Update mixed_dtype_utils.hpp
taozha2 Jul 24, 2025
22a90dc
update
taozha2 Jul 24, 2025
b894b6d
Update input_sglang_gemm_mixed_dtype.in
taozha2 Jul 28, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
18 changes: 18 additions & 0 deletions benchmarks/device/bmg/input_files/input_sglang_gemm_mixed_dtype.in
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,18 @@
#############################################################################
### Benchmarks for required shapes for second SGLang release ###
#############################################################################

# The data type " FP16U4FP16F16FP16S4 " in the benchmark are: A, B, C, Mma, Scale, Zero


# int4
PvcMixedPrecisionGemmFP16U4FP16F16FP16S4_RCR_1 --bm_name=mixed_dtype_int4 --m=32 --k=4096 --n=14336 --l=1
PvcMixedPrecisionGemmBF16U4BF16BF16BF16S4_RCR_1 --bm_name=mixed_dtype_int4 --m=32 --k=4096 --n=14336 --l=1
PvcMixedPrecisionGemmFP16U4FP16S8FP16S4_RCR_1 --bm_name=mixed_dtype_int4 --m=32 --k=4096 --n=14336 --l=1
PvcMixedPrecisionGemmFP16U4S8S8FP16S4_RCR_1 --bm_name=mixed_dtype_int4 --m=32 --k=4096 --n=14336 --l=1
PvcMixedPrecisionGemmBF16U4BF16S8BF16S4_RCR_1 --bm_name=mixed_dtype_int4 --m=32 --k=4096 --n=14336 --l=1
PvcMixedPrecisionGemmBF16U4S8S8BF16S4_RCR_1 --bm_name=mixed_dtype_int4 --m=32 --k=4096 --n=14336 --l=1

# int8
PvcMixedPrecisionGemmBF16S8BF16S8BF16S8_RCR_1 --bm_name=mixed_dtype_int8 --m=32 --k=4096 --n=14336 --l=1
PvcMixedPrecisionGemmFP16S8FP16S8FP16S8_RCR_1 --bm_name=mixed_dtype_int8 --m=32 --k=4096 --n=14336 --l=1
3 changes: 3 additions & 0 deletions benchmarks/gemm/CMakeLists.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -35,6 +35,8 @@ set(CONFIG_FILE_INTEL_SGLANG_SPLITK --config_file=${CMAKE_SOURCE_DIR}/benchmarks

set(CONFIG_FILE_CUDA --config_file=${CMAKE_SOURCE_DIR}/benchmarks/device/ampere/input_files/input_gemm.in)

set(CONFIG_FILE_INTEL_MIXED_DTYPE --config_file=${CMAKE_SOURCE_DIR}/benchmarks/device/bmg/input_files/input_sglang_gemm_mixed_dtype.in)

cutlass_benchmark_add_suite(cutlass_benchmarks_gemm)

if(CUTLASS_ENABLE_SYCL)
Expand All @@ -51,6 +53,7 @@ cutlass_benchmark_add_executable(
CONFIG_FILE_INTEL_PYTORCH
CONFIG_FILE_INTEL_SGLANG
CONFIG_FILE_INTEL_SGLANG_SPLITK
CONFIG_FILE_INTEL_MIXED_DTYPE
)

else()
Expand Down
Loading
Loading