


ZedBoard**Digilent**www.zedboard.org

Function	Sheet Number
Cover Sheet	1
FMC, AMS Connectors	2
PMODS, General I/O	3
Audio Codec	4
HDMI, VGA	5
Ethernet, OLED, SD Card	6
USB, UART	7
FPGA Configuration	8
FPGA Banks	9
DDR, MIO Banks	10
FPGA Power	11
USB Programming	12
DDR3 Memory	13
DDR Termination	14
Power Regulation	15
Power Regulation	16
Power Regulation	17



ZedBoard







18 Lcp'4015

Copyright 2012, Digilent, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Digilent, Inc. DIGILENT and the Digilent logo are registered trademarks of Digilent, Inc. All trademarks and trade names are the properties of their respective owners and Digilent, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Digilent is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Digilent makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. DIGILENT HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Digilent is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Digilent from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

Title	ZEF	Rev	C.1
Circuit	Copyright 2012		
Doc#	500-248		
Engineer	EG		
Author	GMA		
Date	6/20/2012		
Sheet#	1 out of 17		



Title
ZED

Circuit	FMC and AMS Connector
Doc#	500-248
Engineer	EG
Author	GMA
Date	6/20/2012
Sheet#	2 out of 17





1

2


3

4

A





MIO PMOD





MIO LED



MIO BUTTON



D



Title
ZED

Circuit
PMODs and General I/O
Doc# 500-248
Engineer EG
Author GMA
Date 6/20/2012
Sheet# 3 out of 17

Rev
C.1
Copyright 2012




1

2

3


4

A




NOTE: AGND and GND pins must connect at single point under ADP150

B



C



Title

ZED

Rev

C.1
Copyright 2012

Circuit

Audio Codec

Doc# 500-248

Engineer EG

Author GMA


Date 6/20/2012

Sheet# 4 out of 17



D

1 2 3 4



ADV7511KSTZ

HDMI OUT

SHIELD

A

A

B


B

C



C

D

D




I2C Address 0111001 R/W




Title
ZED

Circuit	HDMI and VGA
Doc#	500-248
Engineer	EG
Author	GMA
Date	6/20/2012
Sheet#	5 out of 17


Rev
C.1
Copyright 2012







1 2 3 4



TUSB1210 and Zynq-7000 have a timing incompatibility at hot temperature. Please see the ZedBoard Errata.




Cypress recommends that R150 be connected to J14.pin1 (V). See ZedBoard Errata.






Title		ZED	Rev
Circuit	USB and UART	C.1	
Doc#	500-248		Copyright 2012
Engineer	EG		
Author	GMA		
Date	6/20/2012		
Sheet#	7 out of 17		




1 2 3 4






DDR1V5




A


VCC3V3



VCC1V8




VCC1V8




Termination now recommended for SD-CCLK. See ZedBoard errata.

BOOT
SETTING
QSPI
JTAG
X0001X
0000X









D



Title
ZED

Rev
C.1
Copyright 2012





Title
ZED

Circuit

FPGA Power


500-248

Engineer EG
Author CMA

Author GMA
Date 6/20/2012


Sheet# 11 out of







The ZedBoard contains a proprietary USB-JTAG circuit which is obscured on this sheet. This circuit contains IC19, IC20, IC21, IC22, IC23, IC24, JP13, and J17, along with a number of resistors and capacitors. The firmware for this circuit is not publicly available. However, the firmware does come pre-programmed in the SMT2 USB-JTAG module available from Digilent and Avnet. For more information, please see


www.em.avnet.com/jtagsmt2



The DDR3 symbol used in the Rev C ZedBoard has a mistake that improperly leaves Pins F1 and G7 disconnected. This affects IC25 and IC26. See ZedBoard Errata.



Title	ZED	Rev
Circuit	DDR3 Memory	C.1
Doc#	500-248	Copyright 2012
Engineer	EG	
Author	GMA	
Date	6/20/2012	
Sheet#	13 out of 17	




1

2


3

4


A



B



C



D

1

2

3

4


1

2


3

4


A







B



C



D



Title
ZED


Rev
C.1
Copyright 2012

Circuit	Power Regulation
Doc#	500-248
Engineer	EG
Author	GMA
Date	6/20/2012
Sheet#	16 out of 17



A

A



C

C

Power Connector 0603SFF500F/32-2

12V INPUT!

F5
5A

12VSNS1

R292

WAL12V0

12VSNS

2.5mm LD
5.5mm O.D.


GND

J20
163-054, 2.5x5.5mm, RA


10m/1W
RCWE120610L0JNEA

D

D



Title	ZED	Rev	C.1
Circuit	Power Regulation		Copyright 2012
Doc#	500-248		
Engineer	EG		
Author	GMA		
Date	6/20/2012		
Sheet#	17 out of 17		



Revision History

13 Sep 2012

- Sheet 1: Corrected ZedBoard and Digilent typos
- Sheet 13: Modified IC25, IC26 part number to MT41J128M16HA-15E:D to match BOM
- Sheet 13: Added note regarding new CKE pull-up recommendation
- Sheet 16: Modified C374 capacitor value to be 10uF to match BOM

11 Nov 2012

- Sheet 7: Added note regarding USB-UART VBUS connection, that R150 should be attached to J14.pin1 (V)
- Sheet 8: Added reference to heatsink that is now shipped with ZedBoard
- Sheet 10: Added note regarding new SD-CCLK termination recommendation
- Sheet 13: Added note regarding missing DDR3 symbol pins
- Sheet 13: Added note regarding alternative MT41K128M16JT-125:K DDR3 device

13 Dec 2012

- Sheet 12: Replaced proprietary JTAG circuitry, which cannot be duplicated, with a black box for reference and a URL to the module equivalent JTAG-SMT2.

16 Jan 2013

- Sheet 7: Added note regarding TUSB1210 and Zynq timing incompatibility at hot temperature

29 Jan 2013

- Sheet 6: Replaced RJ-45 connector 1840808-7 (obsolete) with replacement 1840750-7