K-means Clustering Algorithm:

Efficient Implementation on Graphics Processing Units

by

Kunjan Aggarwal

under the guidance of

Prof. Mainak Chaudhuri



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

INDIAN INSTITUTE OF TECHNOLOGY KANPUR

March, 2013

K-means Clustering Algorithm: Efficient Implementation on Graphics Processing Units

A dissertation submitted in partial fulfillment of the requirements for the degree of

MASTER OF TECHNOLOGY

in

COMPUTER SCIENCE & ENGINEERING

Submitted by

Kunjan Aggarwal

under the guidance of

Prof. Mainak Chaudhuri



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY KANPUR
March, 2013

CERTIFICATE

It is certified that the work contained in this thesis entitled "K-means Clustering Algorithm: Efficient Implementation on Graphics Processing Units", by Mr. Kunjan Aggarwal (Roll No. 10111021), has been carried out under my supervision and this work has not been submitted elsewhere for a degree.

Dr. Mainak Chaudhuri,

Associate Professor,

Department of Computer Sc. & Engg.,

Indian Institute of Technology, Kanpur

Kanpur, 208016.

ACKNOWLEDGMENTS

I am greatly indebted to my supervisor Prof. Mainak Chaudhuri for his encouragement, patience and expert advice throughout the course of my study at IIT Kanpur. In spite of his busy schedule, he has always been there to help me and provide me his invaluable technical guidance and moral support. He always gave me the right direction to focus on.

Special thanks to all my classmates of the MTech'10 batch of the Dept. of Computer Science and Engineering at IIT Kanpur for their constructive criticism of my work and for helping me out with various issues during the study. I especially thank Ajith Sankar for offering intuitive ideas and brain storming sessions.

My family is my source of inspiration and this thesis would have been incomplete without their support. It is my father Mr Vijay Kumar Aggarwal and my mother Mrs Sunita Aggarwal's endurance and patience that kept me motivated at all times. I could not have been successful without the never ending support from my brother Abhishek Aggarwal and my sister Sugandha Aggarwal. Finally, I would once again like to thank all my friends for insightful discussions, suggestions and encouragement.

Kunjan Aggarwal

March, 2013

ABSTRACT

Data analysis and classification play a big role in understanding various real life phenomena. Clustering helps analyze data with little or no prior knowledge about it. K-means clustering is a popular clustering algorithm with applications to computer vision, data mining, data visualization, etc.. Due to continuously increasing data volume, parallel computing is necessary to overcome the computational challenges involved in K-means clustering. We present the design and implementation of K-means clustering algorithm on widely available graphics processing units (GPUs), which have the required hardware architecture to meet these parallelism needs. We analyze the scalability of our proposed methods with increase in number and dimensionality of data points as well as the number of clusters. We also compare our results with current best available implementations on GPUs and a 24-way threaded parallel CPU implementation. We achieved a consistent speedup of 6.5x over the parallel CPU implementation.

Contents

C	ertifi	cate	i
\mathbf{A}_{0}	cknov	wledgments	ii
\mathbf{A}	bstra	ict	iii
C	onter	nts	iv
Li	${f st}$ of	Figures	ii
Li	${f st}$ of	Tables	ix
1	Intr	roduction	1
	1.1	Introduction	1
	1.2	Related work	2
	1.3	Outline	3
2	K-n	neans Clustering Algorithm	4
	2.1	Background	4
	2.2	Algorithm	4
	2.3	Analysis	5
		2.3.1 Finding nearest centroids	7
		2.3.2 Computing new centroids	7
	2.4	NU-MineBench: A CPU Benchmark	7
		2.4.1 Implementation Details	8

		2.4.2	Our Modifications	9
3	CU	DA: A	General Purpose Parallel Computing Architecture	11
	3.1	GPU .	Architecture	12
		3.1.1	Overview	12
		3.1.2	Memory Hierarchy	14
		3.1.3	Hardware Multithreading	15
	3.2	CUDA	A API	17
		3.2.1	CUDA Execution Model	17
		3.2.2	CUDA C Runtime	18
4	Fine	ding N	Tearest Centroid	21
	4.1	Specia	d Case: Low-dimensional Input	22
		4.1.1	Storage of data points	22
		4.1.2	Loading of data points	22
		4.1.3	Loading of centroids	24
	4.2	Gener	ic Implementation	28
		4.2.1	Loading of data points	28
		4.2.2	Loading of centroids	29
		4.2.3	Analysis	30
		4.2.4	Scalability	31
5	Cor	npute	New Centroids	32
	5.1	Intra-l	block Reduction	33
		5.1.1	Checking membership	34
		5.1.2	Reduce member co-ordinates	35
		5.1.3	Store reduced values	36
	5.2	Inter-l	olock Reduction	37
6	Exp	erime	ntal Results	38
	6.1	Experi	imental Setup	38

Bi	Bibliography		
7	Con	aclusions and Future Work	42
	6.3	Comparison with Published Results	40
	6.2	Comparison with CPU	38

List of Figures

2.1	Illustration of the K-means Algorithm 1 for two-dimensional data
	points when number of clusters, $K=3$ 6
2.2	Execution times of NU-MineBench based K-means Algorithm 2 for
	100 iterations on Record Linkage Dataset [27], with $K=2,\ d=9,$
	n=5749132. (a) Original NU-MineBench shows slight increase in
	execution time with increase in thread count due to latencies caused
	by false sharing. (b) Modified NU-MineBench shows linear speedup
	with increase in thread count
3.1	Block Diagram of G100 Fermi GPU containing 16 Streaming Multi-
	processors (SMs) (Source: NVIDIA [23])
3.2	Block Diagram of Fermi Streaming Multiprocessor (SM) containing
	32 cores (Source: NVIDIA [23])
3.3	CUDA memory hierarchy. (Source: NVIDIA [10])
3.4	Single-Instruction, Multiple-Thread (SIMT) warp execution on Fermi.(Source
	NVIDIA [23])
3.5	CUDA software stack.(Source: NVIDIA)

5.1	Illustration of intra-block reduction performed by a warp w on data	
	points i to $i+31$. (a) Threads $t1$ to $t32$ load the $membership$ values	
	for points i to $i+31$. (b) Each thread stores boolean $isMember$	
	for corresponding data point into shared memory. (c) All 32 threads	
	check value of $isMember$ for each point till they find point $i + p$	
	with value 1. (d) Successive co-ordinates of point $i+p$ are added by	
	successive threads into their private arrays	34
6.1	Comparison of execution time of our implementation of K-means with	
	Li et al [17], University of Virginia [4] and GPUMiner [9] for 100	
	iterations on KDD Cup 1999 Dataset [15], with $K=32,\ d=34,$	
	[1900	41

List of Tables

4.1	Comparison of runtime for 50 iterations of label assignment on ${\rm C}1060$	
	for low-dimensional data with different access locations for centroid	26
4.2	Comparison of runtime for 50 iterations of label assignment on C2070	
	for low-dimensional data with different access locations for centroid	27
4.3	Change in device memory read overhead with increase in distance	
	updations per read on C1060 for n=819200, d=34, K=32 in a single	
	kernel iteration of generic findCluster	30
6.1	KDD Cup 1999 Data Set: Execution times for K-means on CPU and	
	GPU. $K = 64$, $d = 41$, number of iterations= 50	39
6.2	KDD Cup 1999 Data Set: Execution times for K-means on CPU and	
	GPU. $n = 2000000$, $d = 41$, number of iterations= 50	39
6.3	Covertype Data Set: Execution times for K-means on CPU and GPU.	
	K = 64, $d = 54$, number of iterations = 50	40
6.4	Covertype Data Set: Execution times for K-means on CPU and GPU.	
	n = 500000, $d = 54$, number of iterations = 50	40
6.5	Comparison of execution times of our K-means implementation with	
	timings in Li et al [17]. $K = 32$, $n = 51200$, number of iterations= 100.	41

Chapter 1

Introduction

1.1 Introduction

"Understanding our world requires conceptualizing the similarities and differences between the entities that compose it" [32]. For understanding phenomena in real life there is always a need to aggregate all the raw data and then perform analysis over it. Various methodologies have been adopted for analyzing the raw data both for performing supervised and unsupervised learning. Clustering is one such technique, an unsupervised classification or exploratory data analysis without availability of any labeled data [35]. It aids in organizing the data instances into an efficient representation that characterizes the data being sampled.

Formally, clustering groups data instances into subsets in such a manner that similar instances are grouped together, while different instances belong to different groups [28]. The goal of clustering is to separate a finite, unlabeled data set into a finite and discrete set of "natural", hidden data structures, rather than to provide an accurate characterization of unobserved samples generated from the same probability distribution [2,6].

There are a large number of clustering algorithms and heuristics that have been developed over the last many decades [13, 28, 35]. Since these clustering algorithms have to analyze real world data, they often have to deal with huge datasets that

require high processing power. Over the last few years, Graphics Processing Units (GPUs) have emerged as a new alternative for handling operations with high levels of parallelism [16]. Also since the data operations in clustering algorithms are largely independent and compute-intensive, the large number of cores available on GPUs offer a more natural alternative for extracting maximum parallelism and efficiency [4].

In our work, we will be looking at design and implementation of K-means clustering algorithm on GPUs using a general-purpose parallel programming model, namely Compute Unified Device Architecture (CUDA) [24]. We analyze the scalability of our proposed methods with increase in number and dimensionality of data points as well as the number of clusters. We also compare our results with current best available implementations on GPUs and 24-way threaded parallel CPU implementations.

1.2 Related work

The K-means algorithm was independently proposed by Hugo Steinhaus in 1956 [30], Stuart Lloyd in 1957 [18], Ball & Hall in 1965 [1] and James MacQueen in 1967 [20]. Because of its efficiency in clustering large data sets it is one of the most popular and commonly used partitional algorithm [14]. It has been successfully used for analysis in variety of different fields like economics (market segmentation), life and medical sciences (genetics, microbiology), engineering (machine learning), astronomy, earth sciences and sociology (behavior pattern discovery) [35].

Initial implementations of K-means clustering algorithm on GPUs have been reported by Takizwa et al [31] and Cao et al [3] in 2006. Ma et al [19] made a generic translation system to port CPU code over GPUs and were able to get 20x speedup over original sequential CPU implementation. In 2007, a team at University of Virgina implemented K-means on G80 GPU and reported 8x speedup in comparison to a single threaded Pentium 4 processor [5]. Later in 2008, they

revised their work and were able to achieve 35x speedup on GTX 260 GPU over a dual core CPU [4]. In 2008, another team at Hong Kong University of Science and Technology introduced GPUMiner suite [9], which contained parallel data mining implementations on graphics processors. They reported 5x improvement over the first work [5] done by University of Virgina but it was still slower than their later implementation [4].

In 2009, a team of researchers at HP labs further improved these results [34]. They achieved upto 4x speedup over university of Virgina's implementation [4] and 20x to 70x speedup over GPUMiner [9]. This work was further improved by Li et al [17] in 2010 by making separate K-means implementations for low dimensional and higher dimensional input data sets. In 2011, Wasif et al [33] reported 2x improvement over work of Li et al [17]. They have also reported 70x speedup on Fermi architecture based GTX480 GPU over a 32 bit Intel Core 2 duo processor.

1.3 Outline

The rest of the thesis is organized as follows: In Chapter 2, we give an introduction to K-means clustering algorithm. We illustrate its different stages and then analyze its complexity and scalability. Also, we take a look into NU-MineBench benchmark suite [26] which we have used for our CPU implementations. Chapter 3 gives an overview of GPU architecture of NVIDIA's Tesla and Fermi graphics processing units. It also provides a short introduction to Compute Unified Device Architecture (CUDA) API which we have used to implement K-means on NVIDIA GPUs. Chapters 4 and 5 present details of our implementation of K-means algorithm. In Chapter 6 we show comparison of our approach with the current published results. Also, we present comparison of our results on NVIDIA GPUs with 24-way threaded parallel CPU implementations for real world datasets. Finally, Chapter 7 concludes our work and presents scope for future research.

Chapter 2

K-means Clustering Algorithm

2.1 Background

Even though K-means was first proposed over fifty years ago, it is still one of the most widely used algorithms for clustering. Ease of implementation, simplicity, efficiency, and empirical success are the main reasons for its popularity. The main features of the conventional K-means clustering algorithm [12] are as follows.

- 1. It is a partitional or non-hierarchical clustering method.
- 2. The total number of clusters, k, is assumed to be fixed and known before hand.
- 3. It uses Euclidean distance as the criterion for finding distance between the data points and hence, is only applicable to numerical data.
- 4. It is a greedy iterative method and the iterations continue till the error function has not reached a threshold or the membership of the data points no longer changes.

2.2 Algorithm

Let $D = \{x_i, i = 1, ..., n\}$ be the given input data set of d dimensional data points. Let K be the total number of disjoint clusters, denoted by $C = \{c_k, k = 1, ..., K\}$. For each cluster c_k let $\mu\left(c_k\right)$ be its centroid or mean. Then the error function is defined as

$$E(C) = \sum_{k=1}^{K} \sum_{x \in c_k} ||x - \mu(c_k)||^2$$

The aim of K-means is to minimize the value of the error function E(C) which is an NP-hard problem [8].

The pseudo code for conventional K-means algorithm is shown in Algorithm 1.

Algorithm 1 K-MEANS ALGORITHM

Input Dataset D containing n d-dimensional points, Number of clusters K, Error threshold E_t

Output K disjoint clusters, $C = \{c_k, k = 1, ..., K\}$ with their members.

```
1. \{c_1, c_2, ..., c_k\} be the initial K partitions.
```

- 2. repeat
- 3. **for each** data-point x in D **do**
- 4. Let x belongs to cluster c_1 .
- 5. $min_{dist} \leftarrow ||x \mu(c_1)||^2$
- 6. **for each** centroid μ **do**
- 7. $dist \leftarrow ||x \mu||^2$
- 8. If $dist < min_{dist}$, assign x to μ
- 9. end for
- 10. end for
- 11. Recompute the cluster centroids based on above assignments.
- 12. Calculate the error function E(C).
- 13. **until** either there were no changes in cluster membership or value of $E(C) < E_t$.

2.3 Analysis

K-means algorithm tries to terminate at a local optimum. It always converges to a local minimum point [29] after a finite number of iterations and so the value of error function E(C) is always non-increasing. The most important choice for K-means algorithm is the choice of value K. Also, the final set of clusters and the number of iterations taken to reach them is dependent on the initially selected centroids (Step 1 in Algorithm 1). Figure 2.2 illustrates the execution of K-means Algorithm 1.

We consider the case where the input data points are two-dimensional and the value of K is 3. Figure 2.1a shows the initialization phase (Step 1) of the algorithm.




Figure 2.1: Illustration of the K-means Algorithm 1 for two-dimensional data points when number of clusters, K=3

Three random data-points have been selected as the initial centroids. In the first iteration, the assignment stage (Step 3) assigns the data points to the initial centroids based on their Euclidean distance with the initially selected centroids as depicted in Figure 2.1b. In the re-computation stage, (Step 11) the centroids are re-computed to their new values (Figure 2.1c).

In the second iteration, during assignment of data points many points change their cluster (Figure 2.1d). Due to this re-assignment there is again a shift in the positions of the centroids (Figure 2.1e). As we can visually see, the centroids are moving closer to the actual cluster centers with each iteration. This gives a general idea of how the algorithm converges to the final clusters and why the value of error function E(C) keeps on decreasing with each iteration [29].

Finally, in the third and last iteration assignment stage does not produce any reassignments (Figure 2.1f). Since this was our termination condition (Step 13), the algorithm exits and outputs the final clusters with their members.

2.3.1 Finding nearest centroids

During assignment of the n data points, distance of each data point is calculated from all the K clusters. Assuming input data to be d-dimensional, this takes O(nKd) time. Finding the minimum distance out of the K distances for all n data points takes O(nK) time. Thus, the total time complexity of this step is O(nKd + nK). For large input data sets, values of d and K are much smaller as compared to n. As a result, we can consider this step to be linear in terms of n.

Also, the extra space required is for storing the membership of the data points which anyways is required in the output and is again O(n). Hence, the time and space complexity have a linear increase with increase in the size of input data set, making it highly scalable.

2.3.2 Computing new centroids

While computing new centroids, value μ is calculated for each of the K clusters. This requires taking mean of all the members for every cluster. Since these clusters are disjoint, mean calculation of all the K clusters has a time complexity of O(nd). Again for large data sets this can be considered linear in terms of n.

For storing the computed K centroids it requires O(Kd) extra space. Hence, this step too is linear in terms of n making the complete K-means algorithm linear and very efficient for large sized data sets.

2.4 NU-MineBench: A CPU Benchmark

In this section we will take a look at NU-MineBench data mining benchmark suite [26] developed at Northwestern University. This suite contains parallel implementations of various data mining algorithms, including K-means, on CPU. Previous authors [4, 9, 34] have used NU-MineBench for their CPU implementation of K-means while comparing runtime of their GPU implementations with CPU. That's why, we too decided to use the same to benchmark our work on GPU against CPU.

2.4.1 Implementation Details

NU-MineBench uses OpenMP API [25] to execute K-means in parallel across maximum possible threads available on CPU. The CPU-based implementation is illustrated in Algorithm 2.

Algorithm 2 K-MEANS ALGORITHM FROM NU-MINEBENCH

```
Input Dataset data[n][d], Number of clusters K, Maximum iterations M_{itr}
Output centroid[K][d], membership[n].
 1. for each cluster k in K do
      for each dimension d_i in d do
 2.
 3.
        centroid[k][d_i] \leftarrow data[k][d_i]
 4.
      end for
 5. end for
 6. Let T be maximum number of threads.
 7. repeat
      Partition the n data points equally among all T threads.
 8.
      Initialize all values in newClusterSize[T][K] to 0.
9.
      Initialize all values in newCentroid[T][K][d] to 0.
10.
11.
      Start parallel execution for each thread t in T.
12.
      for each data-point p do
        Compute nearest centroid k amongst centroid[K][d].
13.
14.
        membership[p] \leftarrow k
        newClusterSize[t][k]++
15.
        for each dimension d_i in d do
16.
17.
           newCentroid[t][k][d_i] += data[p][d_i]
        end for
18.
      end for
19.
      End parallel execution.
20.
      for each cluster k in K do
21.
22.
        for each thread t in T do
23.
           newClusterSize[0][k] += newClusterSize[t][k]
24.
          for each dimension d_i in d do
25.
             newCentroid[0][k][d_i] += newCentroid[t][k][d_i]
26.
             centroid[k][d_i] \leftarrow newCentroid[0][k][d_i]/newClusterSize[0][k]
          end for
27.
28.
        end for
29.
      end for
30. until either there were no changes in membership[] or maximum iterations M_{itr}
   have been completed.
```

Since, it is hard to know the number of iterations it might take for the K-means to end, NU-MineBench takes the maximum number of iterations M_{itr} as an additional input. Step 1 initializes the first K data points as the initial centroids. During

assignment of data points (Step 8) to their nearest centroids, maximum possible threads are launched on CPU. The data points are equally partitioned among all the threads. For independent parallel execution, each thread maintains its own cluster variables, newClusterSize containing the number of points that are member of each cluster and newCentroid storing the sums of dimensions of all the assigned data points for every cluster. For every data point, index of its nearest cluster is stored in membership variable and the newClusterSize and newCentroid variables of that centroid are updated.

After all the threads have finished evaluating their data points and stored values in their respective newClusterSize and newCentroid variables, the parallel execution ends. Now a single thread (main thread) reduces these values obtained by each thread for every cluster (Step 21). In the end, the new centroids are computed by taking mean of all the data points that had been assigned to each cluster and are assigned to centroid[].

At the end of an iteration, if there was no change in membership[] or if we have finished M_{itr} iterations than centroid[] and membership[] are returned as the final results of K-means.

2.4.2 Our Modifications

NU-MineBench's performance relies heavily on cache utilization. To avoid any shared memory conflicts between the parallel executing threads, local variables newClusterSize and newCentroid are maintained separately for each thread. Also, while computing new centroids (Step 21) only a single thread is used because the overhead of launching multiple threads to perform a tree-based reduction is much higher than doing flat reduction using a single thread. This is based on the assumption that the total number of available threads are going to be low keeping the number of values to be reduced small.

But we found that speedup achieved with NU-MineBench decreases as the value of K is lowered. In fact, for K = 2, we saw an increase in execution time with

increase in thread count; see Figure 2.2a. On investigation we found false sharing to be the limiting factor. While assigning memory for variable newClusterSize, a continuous memory space of size T * K * sizeof(int) bytes is allocated in memory, where first K positions are updated by first thread, next K by second thread and so on. When the value of K is small it is possible that values for multiple threads reside in the same cache block. This results in multiple threads updating the same cache block and so the participant threads have to update the values in their cache with changes done by other threads before doing a read.




Figure 2.2: Execution times of NU-MineBench based K-means Algorithm 2 for 100 iterations on Record Linkage Dataset [27], with K=2, d=9, n=5749132. (a) Original NU-MineBench shows slight increase in execution time with increase in thread count due to latencies caused by false sharing. (b) Modified NU-MineBench shows linear speedup with increase in thread count.

To overcome this shortcoming we ensure that the values stored by each thread occupy distinct cache blocks. We separate every set of K indices inside the array newClusterSize with unused memory locations. We also make similar changes for newCentroid array. This ensures that even for smaller values of K the speedup obtained is linear in thread count; see Figure 2.2b. Also, since the size of the cache block is generally small (typically 64 bytes), this change does not make any significant impact on the overall memory requirement.

Chapter 3

CUDA: A General Purpose

Parallel Computing Architecture

The first ever commercial graphics processing unit (GPU) was designed by NVIDIA in 1999. Because of the ever increasing demand for producing real-time graphics, which requires high arithmetic throughput, manufacturers have always focused on increasing the parallel processing capabilities of the GPUs. Today, GPUs outperform CPUs both in arithmetic processing efficiency and memory bandwidth [11, 21].

Since 2003, efforts have been made to use GPUs even for non-graphics applications, especially for scientific work so that their high arithmetic throughput can be fully exploited. In our work we have used NVIDIA's Tesla C1060 and Fermi-based Tesla C2070 GPU cards. For implementing K-means algorithm on GPU, we have used Compute Unified Device Architecture (CUDA) [24] API. This chapter will provide a brief introduction to NVIDIA's GPU architecture and CUDA API. More detailed information is available in literature published by NVIDIA [22, 23] and in books written by Farber [10] and Kirk [16].

3.1 GPU Architecture

3.1.1 Overview

Tesla C2070 is based on NVIDIA's Fermi architecture. It contains 448 CUDA cores. These cores are organized in 14 Streaming Multiprocessors (SMs) each containing 32 cores or Streaming Processors(SP). Figure 3.1 shows block diagram of Fermi GF100 GPU containing 16 SMs, two more than C2070 GPU card that we have used for our work. Figure 3.1 also shows six 64-bit DRAM memory partitions that provide a 384-bit memory interface. C2070 can support 6GB of GDDR5 DRAM memory. For data transfer between CPU and GPU there is a host interface connecting GPU with CPU via PCI-Express.




Figure 3.1: Block Diagram of G100 Fermi GPU containing 16 Streaming Multiprocessors (SMs) (Source: NVIDIA [23]).

Fermi uses a *GigaThread* global scheduler to distribute execution blocks between the SMs. Each SM contains unified graphics and computing multiprocessors which execute vertex/geometry shader programs as well as parallel computing programs. We will be concentrating only on the parallel computing capabilities of SMs. A typical Fermi SM is shown in figure 3.2. Each SM contains 32 SIMT (Single-Instruction, Multiple-Thread) cores.




Figure 3.2: Block Diagram of Fermi Streaming Multiprocessor (SM) containing 32 cores (Source: NVIDIA [23]).

Each core contains a fully pipelined integer arithmetic logic unit (ALU) and floating point unit (FPU). Also, there are sixteen load/store units (LD/ST) to calculate source and destination addresses for sixteen threads per clock. Each SM contains four Special Function Units (SFUs) which execute transcendental instructions like sine, cosine and square root. Apart from register file, used for storing private variables, each SM also contains on-chip memory that is used for caching and sharing data between the cores. The instructions are fetched from instruction cache and are dispatched to the cores by two warp schedulers. More details about the on-chip memory and the warp schedulers is provided in the later sections.

3.1.2 Memory Hierarchy

Data reuse is an essential requirement for GPUs. This is due to the high latency of DRAM memory. To overcome this challenge caches have been provided, both inside SMs and also between the SMs and global memory, to cache regularly accessed data. Figure 3.3 shows various memory partitions present in Fermi.




Figure 3.3: CUDA memory hierarchy. (Source: NVIDIA [10]).

The global memory is stored in an external DRAM. It is used for communication between the SMs. Also any data transferred between CPU and GPU is also stored here. It is essential to coalesce global memory accesses to ensure single wide memory transactions. All the data accesses (both reads and writes) get cached in the unified L2 cache in an LRU fashion. It is 768 KB in size and helps in speeding up irregular accesses from global memory. Also it is coherent, ensuring all the cores receive updated values.

To further optimize data access from global memory a separate on-chip L1 cache is also present on each SM. It only caches memory reads and any stores directly go to L2 cache. It has been provided for exploiting spatial locality and uses 128 byte

wide transactions. To make the L1 cache more configurable, it can be divided into L1 cache (maintained by SM) and shared memory (programmable). Shared memory can occupy either 16 KB or 48 KB from the 64 KB L1 cache. By storing data inside shared memory, the programmer can ensure that data which has to be reused over a long period of time stays inside the on-chip cache. L1 cache is shared between all the executing cores but unlike L2, it is not coherent and requires careful measures to ensure coherence.

Each executing core maintains its private data inside 32 K 32-bit registers. During execution the registers get partitioned among the cores statically and this partitioning can not be reconfigured till the execution finishes. As a result, if the private data cannot fit inside the available registers, it is spilled into the local memory. Fermi tries to accommodate the spilled data inside L1 cache which may lead to eviction of cached data.

Constant memory and texture memory are two other memory types present in Fermi. They both get cached on-chip and were of high importance in earlier models of NVIDIA GPUs because of unavailability of L2 and L1 caches. Constant memory is 64 KB in size and is read-only. In fact, one can get the same performance as from constant memory by declaring the data as constant inside global memory. Still, constant memory might become important if L2 cache is unable to accommodate all the data. But constant memory has a strong limitation. It only allows access of a single memory location at one time. Texture memory used to give better performance in comparison to global memory for non-coalesced data access on older GPUs. But with availability of L2 and L1 cache on Fermi, its advantage over global memory is very limited. It is more useful for visualization and shader programming.

3.1.3 Hardware Multithreading

A thread is the smallest execution unit on a GPU. Threads are created, managed, scheduled and executed by SM's SIMT multithreaded instruction unit in groups of 32 parallel threads called warps. Fermi SMs contain two warp schedulers which

independently schedule alternate warps (see Figure 3.4). While one warp scheduler handles all the even warps, the other handles all the odd warps.




Figure 3.4: Single-Instruction, Multiple-Thread (SIMT) warp execution on Fermi.(Source: NVIDIA [23]).

A SIMT warp is composed of individual threads of the same type. All the threads start together at the same program address. Whenever the cores assigned to a warp scheduler are ready, the scheduler selects a warp that is ready to execute and issues the next instruction on that warp's active threads. The instruction gets broadcast to all the participant threads.

Due to branching and predication, a thread may be inactive and may not execute. Whenever threads diverge, all the branches are executed serially. All the threads that do not fall on a particular path are disabled. Once all the paths have been completed the participant threads again re-converge and start executing the next instruction simultaneously.

Serial execution due to branch divergence only happens inside a warp. Different warps can independently execute common or disjoint paths without effecting each other. Since each warp scheduler has 16 cores to execute upon, an issued warp instruction executes as two sets of 16 threads (half-warps) over two processor cycles. Also, the maximum number of warps that can reside simultaneously on an SM gets

decided by the availability of resources (registers and shared memory).

3.2 CUDA API

3.2.1 CUDA Execution Model

During execution of CUDA programs, the program is executed with the GPU acting as a co-processor of CPU. While executing a GPU program, the code starts execution on the CPU. To ask the CPU to execute a piece of code on the GPU, a special call called kernel invocation is used. It is an asynchronous call to the CUDA driver which loads the program on GPU and control immediately comes back to the CPU to execute the next instruction.




Figure 3.5: CUDA software stack. (Source: NVIDIA).

All transfers of data, launching of GPU computing functions (kernels) and any other interaction between CPU and GPU are handled by the runtime driver. To map a large computational problem on the highly parallel GPU architecture, the problem is divided into smaller independent components that can be solved in parallel.

Before scheduling the large number of concurrent threads on to the GPU, they are partitioned into disjoint components called thread blocks. All threads in a thread

block co-operate with each other and run on a single SM, executing the same set of instructions. Since the threads inside a block are present on the same SM, they can share the data among each other through shared memory and with constituent threads of other blocks through global memory.

While threads in a single warp always execute in a synchronized manner, the threads in a thread block can also synchronize using barrier synchronization functions. During kernel invocation, the total number of thread blocks and the number of threads present in each block need to be specified. On the basis of this information the resource usage (shared and register memory) of each block is calculated. The *GigaThread* scheduler then allocates maximum possible blocks to each SM.

After receiving the thread blocks, SM divides them into warps and allocates them to the warp schedulers. Finally, the two warp schedulers pick up one warp each which is ready to execute and start executing instructions. The remaining blocks which could not be allocated any SM wait for the current set of blocks to finish their execution. New thread blocks are only allocated to an SM after it has finished execution of all the thread blocks currently allotted to it.

3.2.2 CUDA C Runtime

For programming using CUDA, we have used CUDA's C Runtime API. We mention here few basic functions provided by the C runtime. An exhaustive listing is present in CUDA reference manual [24].

• **Kernel invocation:** A kernel is declared like a normal C function except that it uses the qualifier, __global__.

```
__global__ void firstKernel (void) {
}
```

While invoking a kernel we need to pass two parameters to it which specify the way thread blocks and threads inside individual thread blocks are going to be organized.

```
firstKernel << grid_size , block_size >> ();
```

Here *grid_size* specifies the grid size for blocks and *block_size* specifies the grid size for threads inside every block.

```
dim3 grid_size (gx, gy, gz);
dim3 block_size (bx, by, bz);
```

During kernel execution, each block and every thread inside it is assigned an index on the basis of their position in the grids we defined above.

• **Device functions:** Device functions use the qualifier __device__. A device function can only be invoked from code running on GPU.

```
--device__ void firstDevice ( void ) {
}
--global__ void firstKernel ( void ) {
  firstDevice();
}
```

Also, Fermi GPUs allow device functions that are recursive in nature.

• Memory allocation: To allocate variables in device memory we use the function, *cudaMalloc*.

```
// Allocate array in host memory
float *h_A = (float *) malloc(size);
// Allocate array in device memory
float *d_A;
cudaMalloc ( &d_A, size );
// Copy array from host memory to device memory
cudaMemcpy ( d_A, h_A, size , cudaMemcpyHostToDevice );
```

cudaMemcpy is used to copy data from host to device memory, or from device to device memory and from device to host memory.

• CUDA events: For performance benchmarking and runtime measurement, we have used events provided by CUDA.

```
// Create the event variables.
cudaEvent_t start , stop;
cudaEventCreate(&start );
cudaEventCreate(&stop);
// Record the event when kernel starts.
cudaEventRecord(start, 0);
{
  firstKernel << grid_size , block_size >> ();
}
// Record the event when kernel stops.
cudaEventRecord(stop, 0);
// Wait for the asynchronous kernel to finish.
cudaEventSynchronize(stop);
// Store the elapsed time.
float elapsedTime;
cudaEventElapsedTime ( &elapsedTime , start , stop );
// Finally destroy the event variables.
cudaEventDestroy(start);
cudaEventDestroy(stop);
```

Chapter 4

Finding Nearest Centroid

In this chapter we will create a parallel implementation for assigning data points to their nearest cluster. As explained in Section 2.3.1, the time complexity of this step is linear in terms of the number of data points. Also, calculation of distance for each data point does not depend on any other data point and so processing for all the data points can continue in parallel.

We will pay special attention to the arrangement of data points and centroids inside GPU memory. Also, because of the limited on-chip memory available in a GPU core we need to optimize our implementation such that loading of data points inside on-chip memory is in parallel with distance calculation, so that the cores are never idle.

We will start with an implementation for the special case where the input data points are low-dimensional. We will look at the various possible storage arrangements and their effect on the processing efficiency. On the basis of our observations for the special case of low-dimensional data points, we will finally create a generic implementation which can efficiently parallelize assignment of data points of any dimension and is fully scalable.

We will continue to use the naming convention introduced in Section 2.3.1. For all remaining chapters same naming convention will be used.

4.1 Special Case: Low-dimensional Input

We will consider the case where the dimension d of input data is small enough to load one complete data point inside the on-chip registers available to a thread. Since, the number of registers available per thread are limited (64 and 128 in C2070 and C1060 respectively), we will only be considering inputs with value of d up to 22.

Each thread will be assigned a data point. It will calculate the distance of the data-point from all the k centroids. The index of the nearest centroid will be stored in an array of length n and will be the final output.

4.1.1 Storage of data points

The data points are stored in device memory as it has the maximum capacity. Also, once copied into the device memory the data points will never need to be re-arranged so the cost of copying data from host memory to device memory is one time.

While loading the data points from device memory, threads belonging to the same warp load the same dimension of successive data points. To ensure that each load by a warp completes in a single transaction the data points are arranged as [d][n] i.e. first dimension of all data points, followed by second dimension of all data points and so on.

Still, if value of n is not a multiple of transaction-width of device memory, a single read by warp might require two transactions. To avoid this we use cudaMallocPitch function to allocate memory for data points with padding, ensuring that first value for each dimension starts at transaction boundary. cudaMemcpy2D is used to copy the data from host into this padded memory.

4.1.2 Loading of data points

Since a data-point can be completely loaded inside a thread, all the threads load their data points only once at the beginning of the kernel. While declaring the register array inside a thread we can't use a variable d for specifying array length.

So instead we create a kernel template with dimension d as template variable. At the time of invocation of kernel, we specify the value d as a constant.

```
//Create the kernel template.
template <int d>
__global__ void findNearest (int n, float *datapoint, int K,
   float *membership) {
  float point [d];
 // Get the index of the data point to be processed
 int index = blockIndx.x * blockDim.x + threadIdx.x;
 // Load the complete data point
 # pragma unroll
 for (int dim=0; dim<d; dim++) {
    point [dim] = datapoint [n*dim + index];
  }
 // Calculate distance from each centroid one by one.
  for ( int k=0; k<K; k++) {
    //Get distance from current centroid
    dist = getDist(k);
    //If distance is less than minimum distance then update it.
    if (dist < min) 
      nearest = k;
      min = dist;
 //Store index of centroid with minimum distance.
 membership [index] = nearest;
// kernel template invocation.
switch (d) {
          findNearest <1> << grid_size , block_size >> (..);
           break;
```

4.1.3 Loading of centroids

All the threads need to access the same K centroids. This gives an excellent opportunity for reusing the centroid values loaded from device memory. This can be done by loading the centroids in shared memory. Also, all the threads inside a warp access the same dimension of a single centroid. Due to this broadcast access, constant memory can also be used for storing the centroid. We compare both the approaches.

Centroid in shared memory

We consider the optimum case where value K and d are such that all the centroids can be accommodated in the shared memory at once. All the threads after loading their data points, load all the centroids in shared memory.

Threads in the same block wait till all the threads finish loading the centroids to ensure that all centroid values have been loaded into shared memory. Once centroids are loaded no more device memory accesses are required and each thread computes the distance from all the centroids by using data point present in its on-chip registers and centroids present in shared memory. Finally, the index of the closest centroid is stored in the membership array in a coalesced manner.

Centroid in constant memory

In the case of access from constant memory, once the data point has been loaded by a thread, it can directly start accessing the centroid values for distance computation. Also, since each thread first computes distance from one centroid before moving onto the next centroid, we store centroids as [K][d] to ensure spatial locality inside constant memory cache.

Centroid in device memory

For the case of Fermi, data in device memory is also cached (until written to) in on-chip L1 cache. So for C2070, we also try accessing centroid directly from device memory instead of loading it into shared memory. In this case also, after loading of data points each thread can directly start computing the distance from centroids. We set the size of the L1 cache to 48KB, so that more space is available for caching the centroids.

Analysis

Tables 4.1 and 4.2 show the comparison of runtime on C1060 and C2070 for the different approaches discussed above. Second last column in each table shows the time taken to execute the kernel when the centroids are accessed from shared memory but the centroid values are not loaded from device memory.

On comparing the second last and third last columns we can conclude that the time taken in loading of centroids in shared memory from device memory does not have much impact on the runtime.

For C1060, constant memory gives much better performance than shared memory. It also outperforms the case when there is no loading delay in shared memory. This clearly shows that the accesses from the constant cache are much faster than those from the shared memory. Our benchmarking experiments also showed that throughput achieved from shared memory accesses is three-fourth of the throughput achievable by register accesses.

For the last row in Table 4.1, shared memory without any load latency achieves 345 GFlop/s whereas constant memory achieves 418 GFlop/s. With a single instruction executing every cycle, C1060 can achieve 311 GFlop/s for single precision

n	k	d	Centroid in	Centroid in	Centroid in
			shared (ms)	shared (no	constant (ms)
				loading) (ms)	
1000000	100	2	144.949	136.497	101.8
1000000	100	4	226.485	214.307	189.069
1000000	100	6	310.873	295.749	256.848
1000000	100	8	395.369	377.717	324.207
1000000	100	10	478.628	460.491	390.703
1000000	100	12	563.822	542.453	457.283
1000000	100	14	649.383	625.637	522.894
1000000	100	16	733.757	707.335	588.915
1000000	100	18	819.075	790.253	654.948
1000000	100	20	902.335	872.237	721.292
1000000	100	22	987.537	954.896	788.082

Table 4.1: Comparison of runtime for 50 iterations of label assignment on C1060 for low-dimensional data with different access locations for centroid.

floating point operations. During distance calculation, the typical operations are as follows.

```
distance += (point[i] - centroid[i])*(point[i] - centroid[i]);
```

This can be broken down into one ADD operation to calculate the difference for the i^{th} dimension followed by a MAD operation that squares the difference and adds it into distance variable. Both ADD and MAD operations take one cycle each. So every distance updation takes two cycles and performs three single-precision floating point operations.

C1060 also allows us to perform a MUL operation in parallel with a MAD provided the operands are different. To use the parallel MUL operation, the distance calculation can be modified as:

Here two distance updations are coupled together to use a MUL operation in parallel with MAD operation. But this too takes four cycles for two updations. Hence,

maximum possible throughput for distance calculation is 311*(3/2) i.e. 466 GFlop/s. With constant memory, we are able to achieve almost 89% of this peak throughput.

On C2070, the L1 cache used for caching accesses from global memory is not able to perform as well as the cache provided by constant memory. Here also, when the centroids are in shared memory, loading of centroids from device memory causes very small overhead, as can be seen by comparing the second last and the third last columns of Table 4.2.

n	k	d	Centroid in	Centroid in	Centroid	Centroid
			global (ms)	shared (ms)	in shared	in constant
					(no loading)	(ms)
					(ms)	
1000000	100	2	108.5	96.95	93.7	95.462
1000000	100	4	168.3	145.3	142.9	142.994
1000000	100	6	227.65	195.2	189.65	190.869
1000000	100	8	286.3	244.55	239.6	238.95
1000000	100	10	354.95	293	287.5	288.195
1000000	100	12	418.1	343.15	335.5	333.514
1000000	100	14	479.1	392.5	385.1	386.501
1000000	100	16	541.95	441.45	431.15	436.69
1000000	100	18	605.6	490.55	483.3	489.173
1000000	100	20	669.5	540.9	530.8	532.128
1000000	100	22	731.5	591.15	579.7	583.321

Table 4.2: Comparison of runtime for 50 iterations of label assignment on C2070 for low-dimensional data with different access locations for centroid.

Constant memory again performs better than shared memory, but the advantage is much less in comparison to C1060. Three single precision floating point operations every two cycles can give a maximum throughput of around 760 GFlop/s on C2070. We are able to achieve around 75% of it. One major issue with achieving high throughput on Fermi based GPUs is that due to the presence of two warp schedulers higher number of warps are needed to keep both schedulers busy and hide the latency in comparison to C1060.

While we use 256 threads per block for constant memory kernel, we need as many as 768 threads per block to achieve the maximum throughput for shared memory. Since with constant memory we can hide latency with less number of threads, we

use constant memory for our generic implementation.

4.2 Generic Implementation

Based on our observations from the last section we create a generic implementation for label assignment. Once again, each thread is going to be responsible for only one data point. So for the same reasons as mentioned in Section 4.1.1, data points are stored as [d][n] with padding in device memory.

Keeping centroids in constant memory ensures that each thread works completely independent of other threads. Also, on-chip constant memory cache is separate from the L1 cache present on Fermi. So we will also avoid thrashing in the L1 cache. Finally, as observed in last section, less number of threads are needed as compared to shared memory for achieving high throughput with constant memory reads. This gives us the freedom to use more registers per thread to hide latencies of global memory reads.

4.2.1 Loading of data points

Unlike the low-dimensional case, we cannot assume that every time we will have enough registers to read a data point completely. As a result, a thread would only be able to store some d_i dimensions of its data point at any given point. Also, now there won't be a single one-time load of data points from device memory.

Since we will keep on loading dimensions of the data points and calculating the distance simultaneously, we need to ensure that for each dimension loaded there are enough number of compute instructions so as to cover the latency for read of the next dimension. So we load only single dimension at a time and update the distance from maximum number of centroids while the next dimension loads from the device memory.

4.2.2 Loading of centroids

While previously each thread calculated the distance from one centroid before loading the next centroid, here since the thread has only one dimension of its data point loaded in its registers, it loads the same dimension for some k centroids and updates its distance with them.

Although we still have broadcast access of centroids, the first k calls are made to load the same dimension of successive k centroids. So we store the centroids in constant memory as [d][K] to achieve higher spatial locality. The value k depends on the latency of global reads. We keep it as the template variable this time so that we can specify it as the length for our distance array.

```
//Generic kernel template.
template <int k>
__global__ void findNearest (int n, float *datapoint, int K, ...) {
  float point;
  float dist[k];
  // Get the index of the data point to be processed
 int index = blockIndx.x * blockDim.x + threadIdx.x;
 // Calculate distance from centroids in groups of k.
  for (int cent=0; cent < K; cent+=k) {
    //Calculate distance from k centroids.
    for (int dim=0; dim<d; dim++) {
      //Load dim dimension of point
      point = datapoint[n*dim + index];
      //Update distance from current k centroids
      updateDist(dim,k,point,dist);
    }
    //Update minimum distance and nearest centroid.
  //Store index of centroid with minimum distance
  membership [index] = nearest;
```

}

4.2.3 Analysis

The major overhead in the generic implementation is the continuous loading of all the dimensions of the data point from device memory while calculating its distance from all the centroids.

For every dimension read by a thread, it performs k distance updations. By increasing the value of template variable k, we can increase the number of compute operations being performed for every read, which should help in hiding the latency of the read from device memory. But for every increase in value of k, the kernel requires another register for storing distance from the centroid. Thus, we can only hide the latency up to an extent.

k	Data point read	Data point not	Extra time for
	from device	read from device	reading data point
	(ms)	(ms)	(%)
1	40.786	19.612	107.96
2	20.528	12.855	59.69
4	10.986	9.513	15.48
8	8.552	7.788	9.81
12	8.109	7.46	8.70
16	7.295	6.909	5.59

Table 4.3: Change in device memory read overhead with increase in distance updations per read on C1060 for n=819200, d=34, K=32 in a single kernel iteration of generic findCluster.

Table 4.3 compares the time spent in assigning labels when data points are read from device memory and when they are not. When for each read dimension only one distance updation was done (k = 1), read from device memory took 100% extra time. On the other hand, as we keep on increasing the value of k, extra time spent in reading data points reduces, reaching below 10% after k = 8. Thus by keeping the value of k as 8 or higher, we can ensure that most of the time spent in extra device memory reads for repeated loads of the dimensions of the data points can be

masked by parallel compute operations performed during updation of distance.

4.2.4 Scalability

Above implementation does not assume any of the input parameters to fall within any range. The data points are processed by each thread independent of all other threads making it scalable to any value of n. If value of n is so high that all the data points cannot be accommodated in device memory at once, we can run the kernel multiple times with device memory containing the data points to be processed in the current invocation.

The centroids are processed by each thread in batches of size k at a time, making it scalable for any large value of k. If the centroids are too many to accommodate in constant memory at once, we can run the kernel multiple times and calculate distance from all the centroids. The number of computations and loads from device and constant memory woulds still be the same.

Final input parameter is the dimensionality of input data, d. Each thread calculates distance of the data point one dimension at a time. As a result, it can work for large values of dimension d also.

Chapter 5

Compute New Centroids

In the last chapter, the data points were assigned labels and their labels were stored in a *membership* array inside device memory. The index of the centroid nearest to i^{th} data point is stored at membership[i].

Now we create an efficient implementation to compute the new values of cluster centers by taking mean of co-ordinates of all the data points that belong to them. This process is not compute-intensive. For every data point, we check the value of membership from device memory and then add up all its co-ordinates into the sum of co-ordinates of the cluster it belongs to. The operation is shown below for co-ordinate d of point i.

```
sum[membership[i]][d] += point[i][d];
```

Since there are no compute operations to hide the latency of data reads from device memory, we try to ensure that all the memory reads are fully coalesced. Also, to avoid repeated writes to device memory (for updation of *sum* by each and every data point), we would like to go through all the data points, keep reducing the coordinate sum inside on-chip memory and then finally store it inside device memory once all the points have been processed. We create an intra-block reduction kernel to achieve this.

Reduction of co-ordinates for every cluster can be performed in parallel to other clusters. Each CUDA block reduces the co-ordinates for a particular cluster, k. Also,

the total number of blocks launched are a multiple of total number of clusters K. Data points are divided equally among all the blocks reducing for the same cluster.

After all the blocks have finished execution, for every cluster k, we reduce the sums of co-ordinates of all the blocks that were invoked for it to get the final reduced sum for k. The count of members is also reduced along with the co-ordinates inside the blocks and so we finally get the new centroid by taking mean of the reduced sum of each dimension. This step is performed in a separate inter-block reduction kernel.

5.1 Intra-block Reduction

Each block knows the cluster k it is reducing for. Also, it knows the range of data points it has to reduce. For each data-point assigned to k, it adds the co-ordinates in its on-chip memory and increments count. Once all the points have been processed, the reduced sums and count are copied into device memory.

```
--global__ void intraBlockReduction (int K, int *membership,
  float *datapoint) {
  int clusterIndex = blockIdx.x % K;
  for ( /* every data point i to be checked */ ) {
      // check the membership
      isMember = checkMembership(clusterIndex, membership[i]);
      if ( isMember == true ) {
            // Add co-ordinates in on-chip memory
            addDimensions(datapoint[i], sum);
            count++;
        }
    }
    // All the points have been processed.
    storeReducedValues(sum, count);
}
```

5.1.1 Checking membership

For coalesced accesses from *membership* array, successive threads read successive values from the device memory. After one such read, a warp has the membership values for 32 data points; see Figure 5.1a.




Figure 5.1: Illustration of intra-block reduction performed by a warp w on data points i to i+31. (a) Threads t1 to t32 load the membership values for points i to i+31. (b) Each thread stores boolean isMember for corresponding data point into shared memory. (c) All 32 threads check value of isMember for each point till they find point i+p with value 1. (d) Successive co-ordinates of point i+p are added by successive threads into their private arrays.

5.1.2 Reduce member co-ordinates

This is the most crucial step as it involves maximum device memory reads. To ensure that co-ordinates of every member data point are read from device memory in a coalesced manner, separate reduction is performed by each warp inside the block.

Data points to be processed by each block are partitioned equally among all the warps. Each warp processes its assigned data points without any dependence on threads from other warps as shown in Figure 5.1. When all the points have been processed by every warp, they synchronize and the first warp reduces the *sum* and *count* values of all the warps.

Successive threads in a warp store successive dimensions of the reduced sum. Since the number of dimensions d can be greater than 32, each thread has a register array of length d/32 to store reduced sum, where value at i^{th} index, denotes the value of (32*i + threadIdx.x) dimension of the reduced sum; see Figure 5.1d.

For every member data point, successive threads read and add the point's respective dimensions inside their private arrays. This requires every thread in the warp to know which of the $32 \ membership$ indices were equal to k. Each thread stores value 0 or 1 inside a private register, isMember, to denote whether the the data point it checked is a member or not.

On C1060, value of isMember is stored inside shared memory to communicate it with all the threads in the parent warp; see Figures 5.1b and 5.1c.

On Fermi based C2070, we use $_ballot$ function to communicate the membership of data points within a warp without going through shared memory. Each thread invokes $_ballot$ with argument isMember.

```
uint members = __ballot(isMember);
```

_ballot evaluates isMember for all threads of the warp and returns an integer members whose N^{th} bit is set if and only if isMember evaluates to non-zero for the N^{th} thread of the warp. We find the non-zero bits inside members by using

__ffs function. __ffs returns the position of the first (least significant) bit set to 1 in members, where the least significant bit position is 1. Since, __ballot is only supported by devices of compute capability 2.x we could not use it on C1060.

```
while(members!=0) {
// Find the position of first (least significant) bit set to 1
int i = __ffs(members)-1;
addDimensions(datapoint[i],sum);
count++;
// Clear the bit
members = ((members >> (i+1))<<(i+1));
}</pre>
```

As shown by Figure 5.1d, successive threads need to access successive dimensions of the same data point. So the data points should be stored as [n][d] inside device memory. But while assigning the clusters in Section 4.1.1, they were required to be stored as [d][n]. To have data reads coalesced for both the cases we keep two copies of data points, one as [n][d] and one as [d][n] inside device memory.

5.1.3 Store reduced values

The final reduced values of sum and count are stored inside device memory. Each block stores its count in an array in device memory at index blockIdx.x. The values of the reduced sum are stored as [K][b], where b denotes the memory required for storing the reduced values of sum for all the blocks assigned to the same cluster.

For each assigned cluster, every block stores all the dimensions of its reduced sum at continuous memory locations. This helps coalesce the memory writes by each block.

5.2 Inter-block Reduction

After the completion of intra-block reduction, a separate kernel is invoked to reduce the values of sum and count that were stored for each cluster in Section 5.1.3. One kernel block is created for each cluster and so the total number of blocks is equal to the number of clusters. Each kernel block reduces the values stored by all the blocks in Section 5.1.3 for the cluster k assigned to it. After reducing the sum and count values for cluster k, it finds the mean for every dimension. These means are the final co-ordinates of the centroid.

Finally, each block stores the obtained co-ordinates of its centroid k, inside device memory.

Chapter 6

Experimental Results

6.1 Experimental Setup

The CUDA kernels are executed on NVIDIA's C1060 and C2070 GPUs. The core and memory clock frequencies of C1060 are 1.3 GHz and 800 MHz. It contains 240 cores arranged in 30 streaming multiprocessors. C2070 is Fermi-based and has core and memory clock frequencies of 1.15 GHz and 1.49 GHz. It has 448 cores arranged in fourteen streaming multiprocessors.

For our CPU executions, we use a quad-processor SMP, Xeon server. The four processors are hex-core, Intel X7460 CPUs running at 2.66GHz.

6.2 Comparison with CPU

We compare our GPU implementation with our modified NU-Minebench implementation (mentioned in Section 2.4.2) running on our 24-core Xeon server. We use two real world datasets as input for our comparisons.

Our first input dataset is KDD Cup 1999 [15]. It contains 4,898,431 data points, each having 41 attributes. Tables 6.1 and 6.2 show the speedup obtained with change in number of data-points and clusters respectively.

Next we perform comparison for Covertype Data Set [7]. It contains 581,012 data points, each having 54 attributes. Tables 6.3 and 6.4 show the speedup obtained

n	Execution time	Execution time	Speedup	Execution time	Speedup
	CPU (ms)	C1060 (ms)	over CPU	C2070 (ms)	over CPU
1000000	9865	2596	3.80	1425	6.92
1500000	14672	3881	3.78	2117	6.93
2000000	19605	5171	3.79	2743	7.15
2500000	23828	6456	3.69	3414	6.98
3000000	29021	7746	3.75	4078	7.12
3500000	34075	9027	3.77	4688	7.27
4000000	38831	10362	3.75	5380	7.22
4500000	43605	11595	3.76	6036	7.22

Table 6.1: KDD Cup 1999 Data Set: Execution times for K-means on CPU and GPU. K = 64, d = 41, number of iterations= 50

K	Execution time	Execution time	Speedup	Execution time	Speedup
	CPU (ms)	C1060 (ms)	over CPU	C2070 (ms)	over CPU
32	10782	2783	3.87	1578	6.83
64	19605	5171	3.79	2743	7.15
96	28754	7586	3.79	3907	7.36
128	37055	10158	3.65	5061	7.32
160	46762	12396	3.77	6392	7.32

Table 6.2: KDD Cup 1999 Data Set: Execution times for K-means on CPU and GPU. n = 2000000, d = 41, number of iterations= 50

with change in number of data-points and clusters respectively.

We note that although C1060 has 240 cores, the frequency of CPU cores is twice that of GPU cores. For the case of Fermi it is in fact 2.5x times. Also, during data load intensive reduction operation, CPU has larger caches: 36 MB L2 and 64 MB L3. In comparison, C1060 does not have any L2 cache causing much larger latency for load operations during reduction.

On Fermi-based C2070 there is a 768 KB L2 cache. It enables C2070 to achieve better performance during reduction in comparison with C1060. Also, the availability of _ballot function ensures that the threads in a warp do not have to use shared memory for checking the membership of data points during reduction. This is why C2070 is consistently able to achieve a better speedup as compared to C2070.

n	Execution time	Execution time	Speedup	Execution time	Speedup
	CPU (ms)	C1060 (ms)	over CPU	C2070 (ms)	over CPU
100000	1290	303.4	4.25	168.5	7.66
200000	2835	603.35	4.70	332.1	8.54
300000	3227	889.2	3.63	494.15	6.53
400000	4371	1186.9	3.68	652.6	6.70
500000	5325	1472.5	3.62	817.8	6.51
580000	6298	1710.4	3.68	954	6.60

Table 6.3: Covertype Data Set: Execution times for K-means on CPU and GPU. K = 64, d = 54, number of iterations = 50.

K	Execution time	Execution time	Speedup	Execution time	Speedup
	CPU (ms)	C1060 (ms)	over CPU	C2070 (ms)	over CPU
32	3145	761.15	4.13	476.4	6.60
64	5325	1472.35	3.62	778.15	6.84
96	7835	2115.2	3.70	1118.6	7.00
128	10343	2886.55	3.58	1484.7	6.97
160	12162	3473.4	3.50	1838.85	6.61
192	15366	4200	3.66	2253.06	6.82

Table 6.4: Covertype Data Set: Execution times for K-means on CPU and GPU. n = 500000, d = 54, number of iterations= 50.

6.3 Comparison with Published Results

Figure 6.1 shows a comparison between our implementation and those by Li et al [17], University of Virginia [4] and GPUMiner [9]. The execution times are taken from [17] for a sample dataset provided by KDD Cup 1999 [15]. The sample contains 51,200 data points, each having 34 attributes. Our implementation is able to perform better than the published results in Li et al [17].

Table 6.5 shows a comparison of execution time of our K-means implementation with timings reported by Li et al [17]. Value for n is 51,200, K is 32 and the execution time is taken for 100 iteration of K-means. Our K-means consistently performs better than [17]. Even when d = 160, we are able to achieve over 1.5x speedup.




Figure 6.1: Comparison of execution time of our implementation of K-means with Li et al [17], University of Virginia [4] and GPUMiner [9] for 100 iterations on KDD Cup 1999 Dataset [15], with K=32, d=34, n=51200

d	Execution time Li	Execution time our
	et al [17] (ms)	K-means (ms)
32	328	129
64	403	185.5
96	447	224.4
128	475	273.3
160	523	331.2

Table 6.5: Comparison of execution times of our K-means implementation with timings in Li et al [17]. K = 32, n = 51200, number of iterations= 100.

Chapter 7

Conclusions and Future Work

The main aim of this study was to achieve high throughput for K-means algorithm on NVIDIA'a GPUs. We were able to achieve around 89% of the peak throughput on Tesla C1060 GPU. On Fermi-based Tesla C2070 GPU we were able to achieve 75% of the peak throughput for K-means operation.

Also, we have been able to achieve better efficiency than the currently available GPU implementations for basic K-means algorithm. Our implementation is scalable and does not have any limiting conditions on the input sets it can process. One immediate extension of this would be to use the generic implementation across multiple GPUs. This way we could further reduce the execution time, especially during label assignment.

There have been many extensions of the original K-means algorithm. In our study, we have implemented the basic K-means algorithm. It would be interesting to implement extensions of K-means algorithm using our generic implementation as the base. There are extensions which decrease the number of reduction operations required for computing new centroids. Such extensions might be able to achieve even higher efficiency on GPUs.

Bibliography

- [1] G.H. Ball and D.J. Hall. Isodata, a novel method of data analysis and pattern classification. Technical report, DTIC Document, 1965.
- [2] A. Baraldi and E. Alpaydin. Constructive feedforward art clustering networks. ii. Neural Networks, IEEE Transactions on, 13(3):662 -677, may 2002.
- [3] F. Cao, A. Tung, and A. Zhou. Scalable clustering using graphics processors. Advances in Web-Age Information Management, pages 372–384, 2006.
- [4] S. Che, M. Boyer, J. Meng, D. Tarjan, J.W. Sheaffer, and K. Skadron. A performance study of general-purpose applications on graphics processors using cuda. *J. Parallel Distrib. Comput.*, 68(10):1370–1380, October 2008.
- [5] S. Che, J. Meng, J.W. Sheaffer, and K. Skadron. A performance study of general purpose applications on graphics processors. In *The First Workshop on General Purpose Processing on Graphics Processing Units*, 2007.
- [6] V. S. Cherkassky and F. Mulier. Learning from Data: Concepts, Theory, and Methods. John Wiley & Sons, Inc., New York, NY, USA, 1st edition, 1998.
- [7] Covertype Data Set. http://archive.ics.uci.edu/ml/datasets/Covertype. [Online].
- [8] P. Drineas, A. Frieze, R. Kannan, S. Vempala, and V. Vinay. Clustering in large graphs and matrices. In *Proceedings of the tenth annual ACM-SIAM symposium* on *Discrete algorithms*, pages 291–299. Citeseer, 1999.
- [9] W. Fang, K.K. Lau, M. Lu, X. Xiao, C.K. Lam, P.Y. Yang, B. He, Q. Luo, P.V. Sander, and K. Yang. Parallel data mining on graphics processors. *Hong Kong University of Science and Technology, Tech. Rep. HKUST-CS08-07*, 2008.
- [10] R. Farber. CUDA application design and development. Morgan Kaufmann, 2011.
- [11] P.N. Glaskowsky. Nvidias fermi: the first complete gpu computing architecture. NVIDIA Corporation, September, 2009.
- [12] J.A. Hartigan and M.A. Wong. Algorithm as 136: A k-means clustering algorithm. *Applied statistics*, pages 100–108, 1979.
- [13] A. K. Jain, M. N. Murty, and P. J. Flynn. Data clustering: a review. *ACM Comput. Surv.*, 31(3):264–323, September 1999.

BIBLIOGRAPHY 44

[14] A.K. Jain. Data clustering: 50 years beyond k-means. *Pattern Recognition Letters*, 31(8):651–666, 2010.

- [15] KDD Cup 1999 Data Data Set. http://archive.ics.uci.edu/ml/datasets/ KDD+Cup+1999+Data. [Online].
- [16] D.B. Kirk and W.H. Wen-mei. Programming Massively Parallel Processors: A Hands-on Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edition, 2010.
- [17] Y. Li, K. Zhao, X. Chu, and J. Liu. Speeding up k-means algorithm by gpus. In Computer and Information Technology (CIT), 2010 IEEE 10th International Conference on, pages 115–122. IEEE, 2010.
- [18] S. Lloyd. Least squares quantization in pcm. *Information Theory, IEEE Transactions on*, 28(2):129 137, mar 1982.
- [19] W. Ma and G. Agrawal. A translation system for enabling data mining applications on gpus. In *Proceedings of the 23rd international conference on Supercomputing*, pages 400–409. ACM, 2009.
- [20] J. MacQueen et al. Some methods for classification and analysis of multivariate observations. In *Proceedings of the fifth Berkeley symposium on mathematical statistics and probability*, volume 1, page 14. California, USA, 1967.
- [21] J. Nickolls and W.J. Dally. The gpu computing era. *Micro*, *IEEE*, 30(2):56–69, 2010.
- [22] CUDA Toolkit Documentation. http://docs.nvidia.com/cuda/index.html. [Online].
- [23] NVIDIAs Next Generation CUDA Compute Architecture: Fermi. http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf. [Online].
- [24] C. Nvidia. Compute unified device architecture programming guide. 2007.
- [25] OpenMP Specification. http://openmp.org/wp/openmp-specifications/. [Online].
- [26] J. Pisharath, Y. Liu, W. Liao, A. Choudhary, G. Memik, and J. Parhi. Numinebench 2.0. Technical report, Technical Report CUCIS-2005-08-01, Center for Ultra-Scale Computing and Information Security, Northwestern University, 2005.
- [27] Record Linkage Comparison Patterns Data Set. http://archive.ics.uci.edu/ml/datasets/Record+Linkage+Comparison+Patterns. [Online].
- [28] L. Rokach and O. Maimon. Clustering methods. In Oded Maimon and Lior Rokach, editors, *The Data Mining and Knowledge Discovery Handbook*, pages 321–352. Springer, 2005.

BIBLIOGRAPHY 45

[29] S.Z. Selim and M.A. Ismail. K-means-type algorithms: a generalized convergence theorem and characterization of local optimality. *Pattern Analysis and Machine Intelligence*, *IEEE Transactions on*, (1):81–87, 1984.

- [30] H. Steinhaus. Sur la division des corps matériels en parties. Bull. Acad. Pol. Sci., Cl. III, 4:801–804, 1957.
- [31] H. Takizawa and H. Kobayashi. Hierarchical parallel processing of large scale data clustering on a pc cluster with gpu co-processing. *The Journal of Super-computing*, 36(3):219–234, 2006.
- [32] B. Tryon. Cluster analysis. McGraw-Hill, New York, NY, USA, 1970.
- [33] MK Wasif and PJ Narayanan. Scalable clustering using multiple gpus. In *High Performance Computing (HiPC)*, 2011 18th International Conference on, pages 1–10. IEEE, 2011.
- [34] R. Wu, B. Zhang, and M. Hsu. Clustering billions of data points using gpus. In *Proceedings of the combined workshops on UnConventional high performance computing workshop plus memory access workshop*, pages 1–6. ACM, 2009.
- [35] R. Xu and D. Wunsch. Clustering. Wiley-IEEE Press, 2009.