
Using the **Cooperative Scheduler Pattern** with the State Machine Pattern in Resource-Constrained **Embedded Systems**







Table of Contents

- 1. Introduction
- 2. What is the **Cooperative Scheduler Pattern**?
- 3. What is the **State Machine Pattern?**
- 4. Why Combine These Patterns?
- 5. Real-World Example: ATtiny1616
 Scheduler and State Machines
- 6. Conclusion




1. Introduction

In embedded systems development, particularly on small MCUs like the ATtiny1616, developers often face significant resource constraints. These devices typically offer **no** hardware support for multitasking, possess limited RAM (often ~2KB or less), and feature a single-core architecture. While real-time operating systems (RTOS) provide powerful multitasking capabilities, their overhead and complexity make them unsuitable for these low-end applications.

1. Introduction

To handle multiple time-sensitive tasks—such as reading sensors via ADC, communicating over USART or I2C, and controlling GPIOs embedded developers must design software that emulates concurrency. The most effective way to accomplish this is through a combination of Cooperative Scheduler and State Machine design patterns. This article explores the use of these patterns together and provides a real-world implementation on the ATtiny1616 platform.



2. What is the Cooperative Scheduler Pattern?

The Cooperative Scheduler Pattern is a task management technique that enables pseudoconcurrent execution of multiple tasks on a single-core, non-threaded system. In this model, each task is executed in small, non-blocking chunks, and control is voluntarily returned to a central loop (the scheduler) once a task completes or pauses itself.

2. What is the Cooperative Scheduler Pattern?

Characteristics:

Non-preemptive: Tasks must explicitly yield control.


Round-robin structure: All tasks are called repeatedly in sequence.

No context switching: Unlike in RTOS, no stack switching or task isolation is needed.

ISR-safe: Interrupt Service Routines (ISRs) are used only to trigger events, not to execute long logic.

2. What is the Cooperative Scheduler Pattern?

This pattern is ideal for MCUs with minimal memory and no OS support, as it imposes very little overhead and keeps task execution highly deterministic.



3. What is the State Machine Pattern?

The **State Machine Pattern** models a task as a series of well-defined states and transitions.

Each task maintains a **state variable**, and depending on internal logic or external events (e.g., flags, timers, or ISR triggers), it transitions to the next state.

3. What is the State Machine Pattern?

Benefits:


Modular design: Easier to isolate functionality per task.

Improved readability: Code becomes easier to follow and maintain.

Event-driven behavior: Tasks react to timers, flags, or ISR signals efficiently.

Testability: Each state can be validated independently.

State machines are especially effective in embedded systems for handling peripherals, managing protocol layers, or sequencing hardware operations.




4. Why Combine These Patterns?

When used together, the **Cooperative Scheduler** manages when tasks execute, while State Machines manage how they behave. This division of responsibility allows the system to:

- Avoid blocking operations that would delay other tasks.
- Simulate concurrency without relying on an RTOS.
- Make logic more predictable and traceable during debugging.
- Keep ISR execution fast, with flags used for signaling instead of heavy logic.

4. Why Combine These Patterns?

By using this architecture, you can execute multiple high-level behaviors (e.g., ADC reading, reading, USART echoing, I2C polling) in a single-core MCU without race conditions or preemption risks.



Let's implement three pseudo-concurrent tasks using a cooperative scheduler and per-task state machines on an ATtiny1616:

- ADC Task: Triggered by a timer every 500ms.
- I2C Task: Simulated read cycle every 2s.
- USART Task: Sends a periodic message.

All code is written for AVR-GCC using bare-metal programming, targeting ATtiny1616.

Task State Definitions

```
typedef enum { ADC_IDLE, ADC_START, ADC_WAIT, ADC_DONE } adc_state_t;
typedef enum { I2C_IDLE, I2C_START, I2C_WAIT, I2C_DONE } i2c_state_t;
typedef enum { USART_IDLE, USART_SEND, USART_DONE } usart_state_t;
```

Global Flags and State Variables

```
volatile bool adc_triggered = false;
adc_state_t adc_state = ADC_IDLE;
i2c_state_t i2c_state = I2C_IDLE;
usart_state_t usart_state = USART_IDLE;
```

Timer Overflow ISR (for ADC trigger)

```
1 ISR(TCA0_OVF_vect) {
2    adc_triggered = true;
3    TCA0.SINGLE.INTFLAGS = TCA_SINGLE_OVF_bm;
4 }
```

ADC Task (Non-blocking)

```
void adc task(void) {
       static uint16 t result = 0;
       switch (adc state) {
           case ADC IDLE:
                if (adc triggered) {
                    adc triggered = false;
                    adc state = ADC START;
                break;
10
11
12
           case ADC START:
13
                ADCO.COMMAND = ADC STCONV bm;
                adc state = ADC WAIT;
14
15
                break:
16
           case ADC WAIT:
17
                if (ADC0.INTFLAGS & ADC RESRDY bm) {
18
                    result = ADC0.RES;
19
                    adc state = ADC DONE;
20
21
                break;
22
23
           case ADC DONE:
                // Process result (e.g., format/send)
25
                adc state = ADC IDLE;
26
                break;
```

I2C Task (Simulated State Machine)

```
void i2c task(void) {
       static uint16_t delay_counter = 0;
       switch (i2c_state) {
            case I2C IDLE:
                delay_counter = 0;
                i2c state = I2C START;
                break:
            case I2C START:
10
                // Begin fake transaction
11
                i2c state = I2C WAIT;
12
                break;
14
15
            case I2C WAIT:
                if (++delay counter > 2000) { // Simulate delay
                    i2c state = I2C_DONE;
17
18
                break;
19
20
            case I2C DONE:
21
                // Simulate result handling
22
                i2c state = I2C IDLE;
23
                break;
25
26 }
```


USART Task

```
void usart task(void) {
       static const char *msg = "Hello from USART\n";
       static uint8 t idx = 0;
       switch (usart state) {
           case USART IDLE:
                usart state = USART SEND;
                idx = 0;
                break;
10
11
           case USART SEND:
                if (USART0.STATUS & USART_DREIF bm) {
12
                    USART0.TXDATAL = msg[idx++];
13
                    if (msg[idx] == '\0') {
14
                        usart state = USART DONE;
15
                    }
16
17
                break;
18
19
           case USART DONE:
20
                usart state = USART IDLE;
21
                break:
22
23
       }
24 }
```

Main Loop: Cooperative Scheduler

```
int main(void) {
   adc_init();
   usart_init();
   init_timer();
   sei(); // Enable interrupts

while (1) {
   adc_task();
   i2c_task();
   usart_task();
   // Optional: power-saving or watchdog reset
}
```



6. Conclusion

In resource-constrained embedded systems, where multitasking is not natively supported and memory is minimal, combining the Cooperative Scheduler and State Machine patterns offers a clean, modular, and safe way to implement pseudo-concurrent tasks. This architecture not only eliminates the need for an RTOS but also improves code maintainability and timing predictability—critical traits in realtime embedded designs.

6. Conclusion

By structuring each task as a non-blocking state machine and executing them cooperatively within the main loop, developers gain full control over timing, ISR behavior, and system responsiveness—all while keeping the system footprint extremely low. Whether you're reading sensors, polling buses, or managing communication, this method remains a triedand-true strategy in the embedded engineer's toolbox.