

GROUND Rules

By Shímí Cohen

20 GROUND TIPS

1. USE A SOLID, UNINTERRUPTED GROUND PLANE

Dedicate at least one full layer of the PCB to a solid ground plane. This is the single most important rule as it provides the lowest impedance return path for all signals, significantly reducing noise and improving signal integrity. Avoid cutting or splitting the plane unnecessarily.

2. IMPLEMENT SINGLE-POINT GROUNDING (STAR)

For boards with mixed circuit types (e.g., analog, digital, high-power), connect their respective ground sections to a single common point. This **star-point** configuration prevents ground loops and ensures noise from one section doesn't contaminate another.

3. ENSURE SHORT AND DIRECT RETURN PATHS

Always route signal traces close to their corresponding return path on the ground plane. For high-speed signals, this means the return current follows directly beneath the signal trace. This technique minimizes the **loop area** and is critical for reducing EMI and crosstalk.

4. PLACE DECOUPLING CAPACITORS CLOSE TO ICS

Position decoupling capacitors as close as possible to the power pins of every IC. The capacitor's ground side should connect directly to the ground plane with the shortest and widest trace possible. This provides a local, low-inductance path for high-frequency noise.

5. UTILIZE PLENTY OF VIA STITCHING

Use numerous **ground vias** to stitch different ground areas and layers together. Place them liberally around board edges, near connectors, and adjacent to high-speed signal vias to maintain a low-impedance ground reference and provide a robust return path.

6. PHYSICALLY ISOLATE NOISY CIRCUITS

Create physical separation between noisy circuits (like switching regulators or high-speed digital logic) and sensitive components. Use distance or a separate, local ground pour around noisy areas to create electrical isolation.

7. SHIELD SENSITIVE TRACES WITH GUARD RINGS

For critical analog or high-speed traces, surround them with a **grounded guard ring**. This is a trace tied directly to the ground plane with multiple vias, acting as an electromagnetic shield to prevent noise from coupling onto the sensitive signal.

8. CONNECT ALL SHIELDS AND CHASSIS

Properly ground any external metal elements, including the board's chassis, metal enclosures, and the shields of all connectors (e.g., USB, Ethernet). Tie these shields to your main board ground at a single point to prevent external noise from being introduced.

9. CREATE A GROUND POUR ON UNUSED LAYERS

For multi-layer boards, use any empty or unused space on internal layers for a **ground pour**. This increases the total ground area, further reducing impedance and providing an additional layer of shielding for internal traces.

10. INCORPORATE GROUND TEST POINTS

Always include easily accessible ground test points on your PCB. This is vital for convenient and accurate debugging, measurement, and troubleshooting during the prototyping and testing phases.

11. CONNECT COMPONENTS DIRECTLY TO THE GROUND PLANE

Ensure the ground pins of all components, especially ICs, are connected to the ground plane with the **shortest and widest traces possible**. This minimizes inductance and ensures a strong, low-impedance connection. Use multiple vias for critical components.

12. MINIMIZE VIAS IN HIGH-SPEED TRACES

While via stitching is good for ground, a via in a high-speed signal trace adds inductance and can create discontinuity. If a via is necessary, place a nearby ground via to "stitch" the ground plane on both sides, providing a solid return path.

13. ANALYZE YOUR LAYOUT WITH SIMULATION TOOLS

Use an electromagnetic simulation tool to analyze the integrity of your ground plane. This can help you identify high-impedance areas, current crowding, and potential ground loops before the board is even manufactured.

14. SEPARATE ANALOG AND DIGITAL GROUNDS AT A SINGLE POINT

If you have both analog and digital circuitry, you must have separate ground areas for each to prevent digital noise from affecting sensitive analog signals. However, these ground planes must be connected at a single, deliberate point, often near the ADC or DAC.

15. DON'T ROUTE SIGNALS ACROSS GROUND PLANE SPLITS

If you must split your ground plane, **never route a signal trace across the split**. The signal's return current will be forced to take a long, high-impedance detour, creating a large loop area and a significant noise source.

16. CONTROL GROUND IMPEDANCE

For high-frequency designs, actively **control the impedance of your ground system**. Keep ground traces wide and short to maintain a low impedance path. A well-designed ground system helps prevent reflections and ensures signal integrity.

17. CONSIDER GROUND PLANE THICKNESS AND MATERIAL

Use thicker copper for ground planes (2 oz minimum for power applications). This reduces resistance and thermal issues. Also, consider the dielectric properties of your PCB material, as lower loss tangent materials improve high-frequency ground performance.

18. GROUND FIRST, ROUTE LATER

Prioritize the ground plane's integrity over everything else. The ground plane is the foundation of your board; don't "hack it up" or break it to make routing easier. A solid ground plane is non-negotiable for a reliable design.

19. WATCH CONNECTOR GROUNDS

Pay close attention to grounding at the connector level. Ensure connector shields and ground pins are tied directly to the ground plane with multiple vias to lower impedance and provide a solid connection for external signals and noise.

20. THINK IN LOOPS, NOT JUST NETS

Every signal forms a loop with its return path. Instead of just thinking about routing a signal from point A to B, visualize the entire loop. By minimizing this loop area, you effectively reduce electromagnetic interference and improve signal quality.

GROUND CONCEPTS

1.1 WHAT IS "GND"?

Ground represents the zero-voltage reference point in electrical circuits. However, multiple ground types exist, each serving distinct purposes.

Circuit Common (Signal Ground)


- The reference point for all circuit voltages
- May not be connected to earth potential
- Carries return currents from active circuits
- Voltage can fluctuate due to current flow


Earth Ground (Protective Earth)

- Physical connection to earth via GND
- Provides safety protection against electrical faults
- Required by electrical codes for equipment safety
- Maintains zero voltage reference to earth

Chassis Ground

- Connection of metallic enclosure to GND system
- Provides EMI shielding and safety protection
- May be isolated from circuit GND via cap coupling
- Prevents static buildup on equipment surfaces





GND Type	Function	Method	Resistance
Common	V Reference	Traces/Planes	< 10
Earth	Safety	GND rod	< 250
Chassis	EMI/Safety	Enclosure	< 0.10

1.2 THE PHYSICS OF GROUND

Ground functions as more than a simple voltage reference. It operates as a current-carrying conductor with measurable electrical properties.

Ground as Reference Plane


Ground establishes zero-voltage reference for circuit operation. All other voltages measure relative to this reference point. However, ground potential varies due to current flow through finite impedance.

Impedance Characteristics

Ground exhibits both resistance and inductance. At DC, resistance dominates behavior. At higher frequencies, inductance becomes the controlling factor.

KEY PHYSICAL PROPERTIES:

- Resistance: Causes voltage drops proportional to current (V = I × R)
- Inductance: Opposes current changes, critical above 1MHz
- Skin Effect: High-frequency current concentrates at conductor surfaces
- Proximity Effect: Current distribution affected by nearby conductors



1.3 THE RETURN PATH

Current always flows in complete loops. The return path often proves more critical than the signal path.

Return Current Behavior


Current follows the path of lowest impedance back to its source. At low frequencies, this means lowest resistance. At high frequencies, lowest inductance dominates.

RETURN PATH CHARACTERISTICS:

- DC currents: Follow lowest resistance path
- AC currents: Follow path directly under signal trace
- Hi-Freg currents: Concentrate in narrow band

CRITICAL DESIGN IMPLICATIONS:

- Signal integrity depends on controlled return path
- Uncontrolled return paths create EMI & crosstalk
- Return path discontinuities cause reflections & noise



GROUND LOOPS

Ground loops represent one of the most common and problematic grounding issues in electronic systems. Understanding their formation and mitigation techniques is essential for reliable design.

2.1 ANATOMY OF A GROUND LOOP

A ground loop forms when multiple ground connections create unintended current paths between sections.

Formation Mechanism

Ground loops occur when circuit ground connects to system ground at multiple points. This creates parallel paths for ground current, with different path impedances causing voltage differences between grounds.

BASIC GROUND-LOOP COMPONENTS:


- Multiple ground connections: Two or more paths to common ground
- **Ground impedance differences**: Varying resistance/inductance
- Current flow: AC or DC currents flowing through ground impedances
- **Voltage differences**: Ground potential variations due to I×Z drops

Mathematical Analysis

Ground loop voltage = $I_1Z_1 - I_2Z_2$

Where:

- I₁, I₂ = currents in parallel ground paths
- Z_1 , Z_2 = impedances of ground paths



2.2 GROUND LOOPS CONSEQUENCES

Noise Injection Mechanisms

Ground potential differences appear as noise voltages in signal circuits. Low-level analog circuits are particularly susceptible to ground loop induced noise.


PRIMARY EFFECTS:

- Signal corruption: Ground voltage variations add to signal voltages
- Increased noise floor: Ground loops elevate circuit noise levels
- EMI generation: Loop currents create electromagnetic radiation
- Oscillation potential: Feedback through ground impedance can cause instability

Frequency Response Characteristics

GROUND LOOP EFFECTS VARY WITH FREQUENCY:

- DC-1kHz: Resistive effects dominate
- 1kHz-1MHz: Mixed resistive/inductive behavior
- 1MHz: Inductive effects control ground impedance



Potential between different earth-ground locations

2.3 GROUND LOOP SCENARIOS

Power System Ground Loops

Multiple connections between power supply grounds and chassis ground create current loops. Switch-mode power supplies generate high-frequency currents that flow through these loops.

Audio Circuit Ground Loops

Audio equipment frequently suffers ground loops between interconnected devices. Cable shield connections at both ends create ground loops carrying power line frequency currents.

Mixed-Signal Board Ground Loops

Improper connections between analog and digital ground sections create loops allowing digital switching noise to couple into analog circuits.

PREVENTION STRATEGIES:

- Single-point grounding where practical
- Isolation transformers for AC-powered equipment
- Differential signaling to reject common-mode noise
- Ground lift switches for temporary loop breaking

GROUND DESIGN

3.1 PLANES VS. TRACES

Ground Plane Advantages

Ground planes provide superior electrical performance compared to trace-based grounding approaches.

KEY BENEFITS:

- Low impedance: Large conductor cross-section minimizes resistance and inductance
- Controlled impedance: Consistent spacing to signal layers enables impedance control
- EMI shielding: Solid conductor blocks electromagnetic fields
- Heat dissipation: Large copper area improves thermal management
- Current capacity: High current-carrying capability for power return paths


Ground Trace Applications


Ground traces remain viable for specific applications despite performance limitations.

APPROPRIATE USE CASES:

- Single-layer boards where cost is primary concern
- Low-frequency circuits (<1MHz) with minimal noise requirements
- Simple circuits with few interconnections
- Prototyping and development boards

Plane VS Trace





DESIGN GUIDELINES:

- Use ground planes for frequencies above 1MHz
- Minimize ground plane cuts and slots
- Maintain 50% copper coverage minimum for effective shielding
- Connect ground plane to mounting holes for chassis grounding

3.2 STAR GROUNDING


Star grounding implements single-point ground reference to eliminate ground loops.

Implementation Principles

Star grounding connects all circuit sections to one central ground point, preventing current from one section flowing through another section's ground path.

STAR GROUND CONFIGURATION REQUIREMENTS:

- Central ground: Single, low-impedance connection node
- Isolated ground: Separate ground connection for each section
- No shared ground: Prevent current coupling between sections
- Short ground: Minimize ground path inductance



Circuit Section Prioritization

Different circuit sections require different grounding priorities based on noise sensitivity and current levels.

PRIORITY ORDER (HIGHEST TO LOWEST):

- 1. **Precision analog circuits**: Sensitive to microvolts of ground noise
- 2. **Low-noise analog circuits**: Audio amplifiers, sensor interfaces
- 3. **Digital control circuits**: Microcontrollers, logic circuits
- 4. **Power switching circuits**: Regulators, motor drives
- 5. **High-current loads**: Relays, solenoids, power outputs


Practical Implementation Challenges

Star grounding requires careful PCB layout to maintain ground isolation while minimizing lengths.

LAYOUT TECHNIQUES:

- Place star ground point at geometric center of sensitive circuits
- Use dedicated ground layer with radial connections
- Implement ground pour with thermal relief connections
- Isolate high-current ground returns from sensitive circuits





3.3 MULTI-LAYER BOARD

Multi-layer PCBs enable sophisticated grounding strategies that optimize performance for complex designs.

Layer Stack-Up Considerations

Common Stack-Up Configurations:

4-LAYER STACK-UP:

- Layer 1: Component/Signal
- Layer 2: Ground Plane
- Layer 3: Power Plane
- Layer 4: Component/Signal

6-LAYER STACK-UP:

- Layer 1: Signal
- Layer 2: Ground Plane
- Layer 3: Signal (routed)
- Layer 4: Signal (routed)
- Layer 5: Power Plane
- Layer 6: Signal

Top Layer 2nd Layer 4th Layer

4-Layer Layout

GROUND PLANE DESIGN RULES:


- Maintain minimum 50% copper coverage
- Avoid slots or cuts under high-speed signals
- Connect ground planes through multiple vias
- Isolate analog and digital ground sections when required

Via Stitching Strategy

Multiple vias connect ground planes across layers, reducing impedance and improving current distribution.

VIA SPACING GUIDELINES:

- High-speed signals: Via every 1-2 inches along signal path
- Power connections: Via array with 0.5-1 inch spacing
- Layer transitions: Via cluster at connection points
- Board edges: Via fence for EMI containment



DIVIDING GROUND

Mixed-signal designs require careful ground division to isolate noisy digital circuits from sensitive analog sections while maintaining overall system functionality.

4.1 ANALOG & DIGITAL SEPARATION

Separation Requirements

Digital circuits generate high-frequency current spikes during switching transitions. These currents flowing through shared ground impedance create voltage fluctuations that appear as noise in analog circuits.

KEY SEPARATION PRINCIPLES:

- **Physical isolation**: Separate ground planes for analog and digital sections
- Current path control: Prevent digital currents from flowing through analog ground
- Single connection point: Join ground planes at one location only
- Placement strategy: Locate connection point near ADC/DAC or mixed-signal IC

ANALOG GROUND CHARACTERISTICS:


- Carries constant or slowly varying currents
- Requires stable, low-impedance reference
- Sensitive to voltage fluctuations in microvolt range
- Optimized for DC and low-frequency performance

DIGITAL GROUND CHARACTERISTICS:

- Handles large, fast current transients
- Current peaks during edges and transitions
- Generates high-frequency noise content
- Requires low inductance for fast current changes

ISOLATION EFFECTIVENESS METRICS:

Frequency Range	Isolation Required	Typical Achievement
DC-1kHz	>60dB	80-100dB
1kHz-100kHz	>40dB	60-80dB
100kHz-10MHz	>20dB	40-60dB
>10MHz	>0dB	20-40dB



4.2 BRIDGING GROUND PLANES

Single-Point Connection Theory

Connection Methods:

CAPACITOR BRIDGE

- Blocks DC while allowing AC coupling
- Used when DC isolation is required
- Typically 1000pF to 0.1µF value range
- Creates high-pass filter characteristic

INDUCTOR BRIDGE

- Custom inductance value for specific frequency isolation
- Higher Q factor than ferrite beads
- Requires careful selection to avoid resonance issues
- Provides excellent high-frequency isolation

ZERO-OHM RESISTOR BRIDGE

- Provides DC connection with some isolation
- Easy to remove for testing ground isolation
- Adds small series resistance (typically $50m\Omega$)
- Limited high-frequency isolation capability

FERRITE BEAD BRIDGE


- Blocks high-frequency noise while passing DC
- Impedance characteristics: Low at DC, high at RF
- Provides 20-40dB isolation above 1MHz
- Self-resonance frequency determines effectiveness


Connection Placement Strategy


Bridge location affects isolation performance and electromagnetic compatibility.


OPTIMAL PLACEMENT GUIDELINES:

- Position near ADC/DAC or mixed-signal component
- Locate at physical boundary between analog/digital sections
- Minimize connection trace length
- Avoid placement under high-speed digital signals
- Consider mechanical stress on connection during thermal cycling









4.3 HIGH-FREQ CONSIDERATIONS

Ground separation effectiveness diminishes at high frequencies due to parasitic coupling and electromagnetic field interactions.

High-Frequency Coupling Mechanisms

Above 10MHz, electromagnetic coupling begins to dominate over conductive coupling.

COUPLING PATHS:

- Capacitive coupling: Electric fields between conductors
- Inductive coupling: Magnetic fields linking current loops
- Electromagnetic radiation: Far-field coupling comparable to board dimensions
- Common-mode radiation: Differential voltages between ground planes (antenna effects)

Frequency-Dependent Behavior Analysis

LOW FREQUENCY (<100KHZ):

- Conductive coupling dominates
- Ground plane isolation very effective
- Bridge component impedance controls coupling

MEDIUM FREQUENCY (100KHZ-10MHZ):

- Mixed conductive and electromagnetic coupling
- Ground plane isolation moderately effective
- Bridge component resonances become important

HIGH FREQUENCY (>10MHZ):

- Electromagnetic coupling dominates
- Ground plane isolation limited effectiveness
- Physical layout geometry controls coupling

MITIGATION STRATEGIES FOR HIGH-FREQUENCY DESIGNS:

- Minimize ground plane separation gaps
- Use multiple bridge connections with different frequency responses
- Implement guard traces between analog and digital sections
- Add local shielding around sensitive analog circuits
- Consider single ground plane approach for very high-frequency designs

GROUND & POWER DELIVERY

Ground systems play critical roles in power delivery, providing return paths for supply currents and managing power distribution network impedance.

5.1 DECOUPLING & BYPASS CAPACITORS

Decoupling capacitors provide local energy storage and create low-impedance return paths for high-frequency supply currents.

Decoupling Function and Theory

Digital circuits draw large current spikes during switching transitions. Power supply inductance prevents immediate current delivery, causing voltage drops. Decoupling capacitors store local energy and provide instantaneous current during transitions.

CURRENT DEMAND CHARACTERISTICS:


- **Static current**: Constant DC current for circuit biasing
- Dynamic current: Variable current based on switching activity
- Switching spikes: Brief, high-magnitude current pulses during transitions
- **Frequency content**: Current spectrum extends from DC to several times clock frequency

Capacitor Selection Criteria

CAPACITOR TYPE PERFORMANCE:

Capacitor Type	Value Range	Effective Frequency	ESR	ESL
Electrolytic	10μF-1000μF	DC-1kHz	0.1-1Ω	5-20nH
Tantalum	1μF-100μF	DC-100kHz	0.01-0.1Ω	1-5nH
Ceramic X7R	0.1µF-10µF	1kHz-1MHz	0.001-0.01Ω	0.5-2nH
Ceramic X5R/COG	10pF-1μF	100kHz-100MHz	<0.001Ω	0.2-1nH

Decoupling & Bypass Caps




5.2 DECUPLING PLACEMENT

Placement Strategy Guidelines

Capacitor effectiveness depends heavily on placement relative to IC power pins and ground connections.

OPTIMAL PLACEMENT RULES:

- Position as close to IC power pins as possible
- Minimize trace length between capacitor and IC
- Connect directly to power and ground planes through vias
- Use multiple small capacitors rather than single large capacitor
- Place larger capacitors progressively farther from IC




Power Distribution Network (PDN) Design

Multiple capacitors create parallel network with specific impedance profile across frequency range.

PDN IMPEDANCE TARGETS:

- DC-1kHz: $<10m\Omega$ (bulk capacitors)
- 1kHz-1MHz: $<1m\Omega$ (medium capacitors)
- 1MHz-100MHz: <0.1m Ω (ceramic capacitors)
- 100MHz: $<0.01m\Omega$ (plane capacitance)

PDN Impedance VS Freq



5.3 POWER SUPPLY RETURN PATHS

Return Current Path Analysis

Power supply current flows from positive terminal through load circuits and returns through ground system to negative terminal. Return path impedance directly affects supply voltage regulation.

RETURN PATH COMPONENTS:

- Ground plane resistance: DC voltage drop across ground plane
- Ground plane inductance: High-frequency impedance and voltage transients
- **Via resistance**: Connection impedance between ground layers
- Connector resistance: Interface impedance to external ground

Voltage Drop Calculations

Ground plane voltage drops create supply voltage variations across the PCB.

DC Voltage Drop Analysis:

$$V_drop = I \times R_ground = I \times (\rho \times L / (W \times T))$$

Where:


I = return current

 ρ = copper resistivity

L = current path length

W = ground plane width

T = copper thickness



AC Impedance Considerations:

At higher frequencies, ground plane inductance dominates impedance characteristics.

$$Z_ground = \sqrt{(R^2 + (2\pi f L)^2)}$$

Current Distribution Optimization

DESIGN GUIDELINES:

- Maximize ground plane area for current distribution
- Use multiple vias for connections to ground planes
- Position power connections near board center to minimize path lengths
- Avoid narrow necks in ground plane that concentrate current
- Consider copper thickness upgrade for high-current applications

5.4 GROUND & POWER ISLANDS

Isolated power and ground regions enable independent voltage domains while maintaining connectivity.

Power Island Implementation

Power islands provide isolated supply for specific circuit sections with different power requirements.

ISLAND DESIGN REQUIREMENTS:

- **Electrical isolation**: No direct connection to main power/ground
- **Controlled connection**: Single-point connection or isolation components
- Local regulation: Independent voltage regulation within island
- **Current capacity**: Adequate copper area for island current requirements

Power Island Overlap Area = A Ground Plane

COMMON ISLAND APPLICATIONS:

- Analog sections: Clean power for precision analog circuits
- **RF sections**: Low-noise power for radio frequency circuits
- **Different voltage domains**: 3.3V, 1.8V, 1.2V islands on same board
- **High-current sections**: Isolated power for motor drives, power amplifiers

INDUCTOR ISOLATION:

- Blocks high-frequency noise between power domains
- Allows DC current flow with filtering
- Typical values: 1μH-100μH depending on frequency requirements
- Must handle full DC current without saturation

FERRITE BEAD ISOLATION:

- Provides frequency-dependent isolation
- Lower cost than inductors
- Self-resonance frequency determines effectiveness
- Current rating must exceed maximum load current


RESISTOR ISOLATION:

- Simple, low-cost isolation method
- Creates voltage drop proportional to current
- Limited to low-current applications
- Provides some noise isolation through filtering

ISLAND LAYOUT CONSIDERATIONS:

- Maintain minimum spacing to prevent coupling
- Use guard traces or ground barriers for isolation
- Size copper area appropriately for current density
- Plan via placement for thermal management

GND Isolated Island



GROUND MIRROR

Ground planes act as electromagnetic mirrors for signals, controlling impedance and electromagnetic field distribution around signal conductors.

6.1 GROUND MIRROR PHYSICS

Electromagnetic Field Theory

When current flows in a signal conductor above a ground plane, electromagnetic fields form between conductor and plane. The ground plane acts as perfect conductor boundary.

FIELD DISTRIBUTION CHARACTERISTICS:

- **Electric field lines**: Terminate perpendicularly on ground plane surface
- Magnetic field lines: Run parallel to ground plane surface
- Current distribution: Returns through ground plane directly under signal conductor
- Impedance control: Ground plane spacing determines characteristic impedance

Mirror Image Theory Application


Mathematical analysis uses mirror image technique to calculate impedance.

KEY PARAMETERS:

- Signal trace width (W)
- Ground plane spacing (H)
- Dielectric constant (ε_r)
- Trace thickness (T)

Characteristic Impedance Formula (Microstrip):

 $Z_0 = (377/\sqrt{\epsilon_r}) \times (W/H + 1.393 + 0.667 \times ln(W/H + 1.444))$



Trace Dimensions

Field Containment Benefits

Ground plane confines electromagnetic fields, reducing radiation and crosstalk.

Containment Mechanisms:

- Near-field boundary: Ground plane provides return path within one wavelength
- Far-field shielding: Prevents radiation beyond immediate trace vicinity
- **Crosstalk reduction**: Fields terminate on ground rather than coupling to adjacent traces
- **EMI suppression**: Controlled field distribution minimizes electromagnetic emissions

6.2 CROSSTALK

Ground planes significantly reduce crosstalk between adjacent signal traces through field containment.

Crosstalk Coupling Mechanisms

COUPLING TYPES:

- Capacitive coupling: Electric field coupling creates voltage noise
- Inductive coupling: Magnetic field coupling creates current noise
- **Electromagnetic coupling**: Combined electric and magnetic field effects
- Common impedance coupling: Shared return path creates mutual interference

Ground Plane Crosstalk Reduction

Ground plane provides controlled return path and field termination, dramatically reducing crosstalk.

REDUCTION MECHANISMS:


- **Field termination**: Electric fields terminate on ground plane rather than adjacent traces
- **Current localization**: Return currents flow directly under signal traces
- Impedance control: Consistent impedance reduces reflections and coupling
- Shielding effect: Ground plane blocks field propagation between traces

CROSSTALK REDUCTION EFFECTIVENESS:

Configuration	Near-End Crosstalk	Far-End Crosstalk
No ground plane	-10dB to -20dB	-10dB to -20dB
Single ground plane	-30dB to -40dB	-25dB to -35dB
Dual ground planes	-40dB to -50dB	-35dB to -45dB
Ground plane + guard trace	-50dB to -60dB	-45dB to -55dB

DESIGN GUIDELINES FOR CROSSTALK CONTROL:

• Maintain consistent ground plane under all high-speed signals



6.3 DISRUPTED GROUND MIRRORS

Cuts, slots, or gaps in ground planes disrupt the mirror effect, causing increased EMI.

Ground Plane Discontinuity Effects

When signal traces cross ground plane gaps, the return current must find alternate paths.

PRIMARY EFFECTS OF GROUND PLANE CUTS:

- Impedance discontinuity: Sudden change in characteristic impedance
- **Return path lengthening**: Current takes longer path around gap
- Increased loop area: Larger current loop creates more EMI
- **Signal reflections**: Impedance changes cause signal reflections
- Crosstalk increase: Disrupted fields couple to adjacent circuits

Return Current Behavior at Discontinuities

High-frequency return currents attempt to follow signal path but must detour around ground plane gaps.

CURRENT PATH ANALYSIS:

- Low frequency (<1MHz): Current spreads over wide area, minimal impact
- Medium frequency (1-100MHz): Current concentrates but can detour around gaps
- **High frequency (>100MHz)**: Current tightly follows signal path, major disruption from gaps

MEASURED EFFECTS:

- Rise time degradation: 10-50% increase in signal rise time
- Overshoot/undershoot: 5-20% voltage excursions beyond normal levels
- Ringing: Oscillatory behavior lasting several nanoseconds
- EMI increase: 10-20dB higher radiated emissions

MITIGATION STRATEGIES FOR UNAVOIDABLE GAPS:

- **Stitching capacitors**: Bridge gaps with capacitors for AC continuity
- **Via stitching**: Connect ground planes on adjacent layers
- Ground plane overlap: Maintain ground coverage on multiple layers
- **Signal routing changes**: Avoid crossing gaps with critical signals

GAP SIZE GUIDELINES:

- Gaps $<\lambda/20$ have minimal impact on signal integrity
- Gaps $\lambda/20$ to $\lambda/4$ require mitigation techniques
- Gaps $>\lambda/4$ should be avoided for high-speed signals
- At 1GHz, λ/20 ≈ 15mm in FR4 material

HIGH-SPEED GROUND

High-frequency circuit grounding requires specialized techniques to manage current distribution, minimize impedance, and control electromagnetic fields.

7.1 HIGH-FREQ CURRENT FLOW

Above 1MHz, current behavior changes dramatically from DC conditions due to skin effect.

Skin Effect Fundamentals

Hi-Freq currents concentrate near conductor rather than distributing uniformly through cross-section.

Skin Depth Calculation:

$$\delta = \sqrt{(2/(\omega\mu\sigma))} = \sqrt{(\rho/(\pi f\mu))}$$

Where:

 δ = skin depth (meters)

 ω = angular frequency (rad/s)


 μ = permeability (H/m)

 σ = conductivity (S/m)

 ρ = resistivity ($\Omega \cdot m$)

f = frequency (Hz)

Conductor Skin Effect



COPPER SKIN DEPTH VALUES:


Frequency	Skin Depth	Current Distribution
1kHz	2.1mm	Uniform through conductor
100kHz	0.21mm	Slight surface concentration
1MHz	66µm	Moderate surface concentration
10MHz	21µm	Strong surface concentration
100MHz	6.6µm	Extreme surface concentration
1GHz	2.1µm	Current in thin surface layer

Proximity Effect in Ground Planes

Return currents concentrate directly under signal conductors due to electromagnetic coupling.

CURRENT CONCENTRATION CHARACTERISTICS:

- Return current width approximately equals signal trace width
- Current density decreases exponentially away from signal path
- 90% of return current flows within 3× trace width of signal centerline
- Current concentration increases with frequency



Impedance Implications

Hi-Freq impedance depends on inductance rather than resistance due to skin effect.

GROUND PLANE INDUCTANCE FACTORS:

- Path length: Inductance proportional to current path length
- **Current distribution**: Concentrated currents have higher inductance
- Ground plane thickness: Thicker planes have lower inductance
- **Via inductance**: Connection inductance between layers

7.2 VIA STITCHING

Via Stitching Purpose

Multiple vias in parallel reduce connection inductance and provide redundant current paths.

INDIVIDUAL VIA CHARACTERISTICS:

- Via inductance: Typically 0.5-2nH depending on length and diameter
- Via resistance: Usually $<1m\Omega$ for standard via sizes
- Current capacity: 1-3A per via depending on thermal design
- Frequency response: Inductance dominates above 1MHz

OPTIMAL VIA SPACING:

- Close spacing (<0.5mm): High mutual inductance reduces benefit
- Moderate spacing (0.5-2mm): Good inductance reduction with minimal mutual coupling
- Wide spacing (>5mm): Independent vias but may not provide continuous current path

REGULAR GRID PATTERN:

- Uniform via spacing across ground plane
- Provides consistent impedance characteristics
- Typical spacing: 1-2mm for high-speed designs
- Good for general-purpose grounding

SIGNAL-FOLLOWING PATTERN:


- Vias placed adjacent to signal traces
- Maintains tight current loops
- Spacing: Every 1-2 trace widths along signal path
- Optimal for controlled impedance transmission lines

PERIMETER STITCHING:

- Vias around board edges and openings
- Creates FMI containment barrier
- Spacing: $\lambda/10$ at highest frequency of interest
- Essential for EMC compliance

VIA STITCHING DESIGN GUIDELINES:

- Use standard via sizes (0.2-0.3mm diameter) for manufacturing compatibility
- Maintain minimum annular ring requirements
- Consider via-in-pad techniques for dense designs
- Balance via count with manufacturing cost



Via Characteristics

7.3 RETURN PATH DISCONTINUITIES

Return path discontinuities create major problems in Hi-Freq designs, causing signal integrity issues.

Discontinuity Types and Causes

Several PCB features can disrupt continuous return paths for Hi-Freq currents.

COMMON DISCONTINUITY SOURCES:

- Layer changes: Signal transitions between layers through vias
- **Ground plane gaps**: Slots, cutouts, or splits in ground planes
- **Via transitions**: Connections between different ground planes
- Component keepouts: Areas where ground plane is removed
- Connector transitions: Interface between PCB and external connections

Layer Transition Analysis

When signals change layers through vias, return currents must also transition between ground planes.


RETURN CURRENT BEHAVIOR:

- Return current follows signal path as closely as possible
- At via transition, current must jump to adjacent ground plane
- Without stitching via, current takes long path around board
- Long return path creates large current loop and EMI

VIA TRANSITION BEST PRACTICES:

- Place ground stitching via within 0.5mm of signal via
- Use multiple stitching vias for critical signals
- Maintain ground plane overlap at transition points
- Consider coaxial via structures for ultra-high frequencies

Layout Problems



Ground Plane Gap Analysis

Gaps force return currents to detour around openings, increasing impedance.

GAP IMPACT ASSESSMENT:

- Small gaps (<\(\lambda\)/20): Minimal impact on signal integrity
- Medium gaps (λ /20 to λ /4): Noticeable degradation, mitigation recommended
- Large gaps (>λ/4): Severe problems, redesign required

Mitigation Techniques for Discontinuities:

STITCHING CAPACITORS:

- Bridge ground plane gaps with capacitors
- Typical values: 100pF to 1nF
- Provides AC continuity while maintaining DC isolation
- Place multiple capacitors for wide gaps

GROUND GUARD TRACES:

- Route ground traces parallel to signals crossing gaps
- Provides controlled return path
- Maintain characteristic impedance matching
- Connect to ground planes at both ends

ALTERNATIVE ROUTING:

- Route signals around discontinuities when possible
- Use different layers with continuous ground planes
- Minimize parallel length over gaps
- Consider signal integrity vs routing convenience tradeoffs

EMI Impact of Return Path Discontinuities


RADIATION MECHANISMS:

- Current loop radiation: Proportional to loop area × frequency²
- Common-mode radiation: Differential voltages between grounds
- Resonant enhancement: Loop dimensions at resonant frequencies
- Cable coupling: Discontinuities couple to attached cables

MEASUREMENT AND VERIFICATION:

- Time domain reflectometry (TDR): Identifies impedance discontinuities
- **Network analyzer**: Measures S-parameters for transmission quality
- Near-field probing: Maps electromagnetic field distribution
- **EMC pre-compliance**: Validates emission levels

Stiching Capacitor



EARTH GROUND

Earth grounding provides essential safety protection and establishes absolute voltage reference.

8.1 EARTH GROUND PURPOSE

Earth ground serves multiple critical functions beyond simple voltage reference.

Safety Protection Mechanisms

PRIMARY SAFETY FUNCTIONS:


- Fault current path: Provides low-impedance path for fault currents to ground
- Voltage limiting: Prevents equipment chassis from reaching dangerous potentials
- **Circuit protection**: Enables proper operation of fuses, circuit breakers, and GFCIs
- **Lightning protection**: Dissipates surge currents safely to earth

Earth Ground Resistance Requirements

CODE REQUIREMENTS:

- NEC (National Electrical Code): 25Ω maximum resistance to earth
- IEEE 142 (Green Book): 5Ω recommended for sensitive equipment
- **IEC 61000-5-2**: 1Ω for lightning protection systems
- Local codes: May have more stringent requirements

Measuring Earth GND



8.2 CHASSIS GROUNDING

Chassis Grounding Functions

Metal equipment enclosures must connect to ground system for multiple reasons.

SAFETY PURPOSES:

- Shock protection: Prevents chassis from becoming energized during faults
- **Fault clearing**: Provides current path to operate protective devices
- Voltage equalization: Maintains chassis at ground potential
- Code compliance: Required by electrical safety standards

EMI SHIELDING BENEFITS:

- Faraday cage effect: Conductive enclosure blocks electromagnetic fields
- Common-mode rejection: Chassis ground provides reference for differential signals
- Cable shield termination: Proper termination point for shielded cables
- Emission reduction: Prevents internal signals from radiating

DIRECT CONNECTION:

- Solid conductor from chassis to ground system
- Lowest impedance connection method
- Used when chassis and circuit grounds can be common
- Typical for benchtop instruments and simple equipment


CAPACITIVE COUPLING:

- Chassis connected through capacitor (typically 1000pF to 0.01µF)
- Provides AC coupling while maintaining DC isolation
- Prevents ground loops while maintaining EMI shielding
- Common in sensitive audio and measurement equipment

SAFETY GROUND WITH CIRCUIT ISOLATION:

- Chassis connected to safety ground
- Circuit ground isolated from chassis through transformer or optical coupling
- Required for patient-connected medical devices
- Used in hazardous location equipment

ENCLOSURE/CHASSIS



ADVANCED GROUND

Advanced grounding techniques address requirements for ultra-low noise, high precision designs.

9.1 GUARD TRACES

Guard traces provide localized electromagnetic shielding and crosstalk reduction for critical signal paths.

Guard Trace Theory and Application

Guard traces consist of grounded conductors placed adjacent to sensitive signal traces to intercept electromagnetic fields and provide controlled return paths.

GUARD TRACE FUNCTIONS:

- **Electrostatic shielding**: Intercepts electric fields from nearby circuits
- Crosstalk reduction: Provides alternative coupling path to ground
- Impedance control: Helps maintain consistent characteristic impedance
- **Return path control**: Provides defined current return path


Guard Trace Implementation Strategies:

COPLANAR GUARDS:

- Guard traces on same layer as signal trace
- Typically placed on both sides of signal trace
- Spacing: 1-3 trace widths from signal conductor
- Connected to ground through multiple vias

INTERLAYER GUARDS:

- Guard traces on adjacent layers
- Positioned directly above/below signal traces
- Provides 3D shielding around signal conductor
- Requires careful via stitching for effectiveness



9.3 VIRTUAL GROUND

Virtual ground circuits create stable reference voltages that function as ground references for circuits operating from single supply voltages.

Virtual Ground Concept and Theory

Virtual grounds provide 0V reference potential using active circuits rather than direct ground connections.

VIRTUAL GROUND APPLICATIONS:

- **Single supply operation**: Create bipolar operation from single positive supply
- **Level shifting**: Translate signal levels for interface compatibility
- Isolation: Provide ground reference without direct connection to system ground
- Noise reduction: Create clean reference independent of system ground noise

Op-Amp Virtual Ground Implementation

Operational amplifiers configured as voltage followers create stable virtual ground references.


BASIC VIRTUAL GROUND CIRCUIT:


- Voltage divider: Creates reference voltage
- **Buffer amplifier**: Op-amp voltage follower provides low-impedance output
- Bypass capacitors: Filter supply noise from reference voltage
- Load capability: Buffer can source/sink current to maintain reference voltage

VIRTUAL GROUND DESIGN PARAMETERS:

- **Reference accuracy**: Depends on voltage divider precision
- Output impedance: Op-amp output impedance sets load regulation
- **Frequency response**: Buffer BW affects high-freq performance
- **Current capacity**: Buffer output current capability limits load capacity

Virtual Grounds





Advanced Virtual Ground Techniques:

RAIL-TO-RAIL VIRTUAL GROUND:

- Uses rail-to-rail op-amps for maximum output voltage swing
- Enables full utilization of supply voltage range
- Critical for low-voltage single-supply applications
- Maintains virtual ground accuracy near supply rails

MULTIPLE VIRTUAL GROUND RAILS:

- Creates multiple reference voltages
- Enables multi-level signal processing
- Requires precision voltage references and multiple buffers
- Used in high-resolution ADC and DAC applications

SWITCHED-CAPACITOR VIRTUAL GROUND:

- Uses switched-capacitor techniques for precision reference generation
- Eliminates resistor tolerance effects on reference accuracy
- Provides temperature-stable reference voltage
- Requires clock generation and timing control

VIRTUAL GROUND PERFORMANCE SPECIFICATIONS:

Parameter	Basic Circuit	Precision Circuit
Reference accuracy	±1%	±0.01%
Temperature coefficient	100ppm/°C	1ppm/°C
Output impedance	0.1Ω	0.001Ω
Load regulation	1mV/mA	0.01mV/mA
Noise (10Hz-10kHz)	100µV RMS	1μV RMS

VIRTUAL GROUND LAYOUT CONSIDERATIONS:

- Low-noise power supply: Use clean, well-filtered supply voltage
- Bypassing: Extensive power supply bypassing near virtual ground circuit
- **Ground plane**: Solid ground plane under virtual ground circuitry
- Thermal management: Minimize temperature gradients affecting reference accuracy