

Analog Digital Convert

By Shimi Cohen

ADC FUNDAMENTALS

SAMPLING THEORY

Analog-to-Digital conversion is fundamentally a two-step process involving sampling and quantization. Understanding these processes is essential for proper ADC selection and implementation.

SAMPLING PROCESS MECHANICS:

The sampling process captures instantaneous values of a continuous analog signal at discrete time intervals. The sampling switch, typically implemented as a MOSFET or transmission gate, connects the analog input to a hold capacitor for a brief period called the aperture time.

NYQUIST-SHANNON SAMPLING THEOREM:

For perfect reconstruction of a band-limited signal, the sampling frequency must be at least twice the highest frequency component in the signal. This minimum frequency is called the Nyquist rate.
Mathematical representation:

$$fs > 2 \times fmax$$

ALIASING PHENOMENON:

When the sampling frequency violates the Nyquist criterion, frequency components above fs/2 are folded back into the baseband, creating false signals called aliases. These cannot be distinguished from legitimate signals after digitization.

QUANTIZATION PROCESS DETAILS:

Quantization maps the continuous amplitude range into discrete digital codes. For an N-bit ADC with reference voltage VREF, the quantization step size (LSB) equals VREF/2^N.

- Maximum error: ±0.5LSB for ideal ADC
- RMS quantization noise: LSB/√12 for uniform distribution
- SNR due to quantization: 6.02N + 1.76dB

BITS	REJECTION	FILTER ORDER
8-BIT	50DB	4TH
12-BIT	74DB	6TH
16-BIT	98DB	8TH
20-BIT	122DB	10TH



PERFORMANCE & SPEC

ADC performance is characterized by numerous specifications that define both static and dynamic behavior. Understanding these metrics is crucial for proper device selection.

STATIC PERFORMANCE PARAMETERS:

Offset Error(OE):

The deviation of the first code transition from the ideal point (½ LSB above ground). Offset error shifts the entire transfer function vertically and can be calibrated out in many applications.

Gain Error(GE):

The deviation of the actual full-scale range from the ideal value. Gain error affects the slope of the transfer function and is typically expressed as a percentage of full scale.

Differential Nonlinearity (DNL):

The deviation of any code width from the ideal 1 LSB. DNL is measured in LSB units and indicates how well the ADC maintains uniform quantization steps.

$$DNL(k) = [V(k+1) - V(k)]/LSB - 1$$

Integral Nonlinearity (INL):

The maximum deviation of the actual transfer function from the ideal straight line. INL accumulates DNL errors and represents the worst-case linearity error.

DYNAMIC PERFORMANCE PARAMETERS:

Signal-to-Noise Ratio (SNR):

The ratio of signal power to noise power, typically measured with a near-full-scale sinusoidal input. SNR is expressed in dB and relates to effective resolution.

Effective Number of Bits (ENOB):

The resolution of an ideal ADC that would provide the same SINAD performance.

ENOB = (SINAD - 1.76)/6.02

Total Harmonic Distortion (THD):

The ratio of the sum of harmonic powers to the fundamental power. THD quantifies the nonlinearity of the ADC transfer function.

Intermodulation Distortion (IMD):

Distortion products created when multiple signals are present simultaneously. Two-tone IMD testing reveals ADC behavior with complex input signals.







ERROR & LIMITATIONS

Real ADC performance deviates from ideal behavior due to various error sources. Understanding these limitations enables better system design.

APERTURE JITTER

Uncertainty in the sampling instant causes signal-dependent errors. Aperture jitter becomes increasingly important at higher input frequencies.

RMS aperture jitter requirement:

$tj < 1/(2\pi \times fin \times 2\text{^}(N+1))$

SAMPLE-AND-HOLD ERRORS

- Acquisition time: Time required to settle to final value
- Droop rate: Voltage decay during hold phase
- Feedthrough: Input signal coupling during hold

REFERENCE VOLTAGE ERRORS

- Initial accuracy affects absolute precision
- Temperature drift causes gain variations
- Noise modulates quantization thresholds

CLOCK-RELATED ERRORS

- Clock jitter adds noise to sampled signal
- Clock skew in multi-channel systems causes crosstalk
- Clock duty cycle variations affect some architectures

TEMPERATURE EFFECTS

- Reference voltage temperature coefficient
- Comparator offset drift
- Timing variations with temperature

SUPPLY VOLTAGE SENSITIVITY

- Power Supply Rejection Ratio (PSRR) varies with frequency
- Digital switching noise couples through supply
- Ground bounce affects analog performance



ARCHITECTURE DEEP DIVE

FLASH/PARALLEL ARCHITECTURE

Flash ADCs represent the fastest conversion architecture, achieving sampling rates up to several GHz. The flash architecture uses parallel comparison to determine the digital output in a single clock cycle.

BASIC OPERATING PRINCIPLE

Flash ADCs employ 2^N - 1 comparators for an N-bit converter.
Each comparator has a different threshold voltage created by a resistor ladder connected to the reference voltage. All comparators operate simultaneously, comparing the input signal to their respective thresholds.

INTERNAL CIRCUIT ARCHITECTURE

COMPONENT	FUNCTION
COMPARATORS	THRESHOLD DETECT
RESISTOR LADDER	REF GENERATION
PRIORITY ENCODER	THERMO TO BINARY
SAMPLE/HOLD	INPUT SAMPLING



Sample & Hold

Comparator Design Requirements:

- Propagation delay: <100ps
- Input offset voltage: <5mV
- Input capacitance: <50fF
- Power consumption: 1-10mW

Reference Ladder Analysis:

The resistor ladder creates equally spaced reference voltages. Ladder accuracy directly affects INL performance. Resistor matching requirements become stringent for high-resolution flash ADCs.

Priority Encoder Function:

The encoder converts the thermometer code output from comparators into binary format. Modern implementations use high-speed ECL or CML logic families to minimize propagation delay.

PERFORMANCE CHARACTERISTICS

PARAMETER	TYPICAL RANGE	LIMITING FACTORS
RESOLUTION	6-10BITS	COMPARATOR COUNT
SAMPLE RATE	100MHZ - 5 GHZ	COMPARATOR SPEED
POWER	0.5W - 10W	POWER × QUANTITY
INL	±0.5 TO ±2 LSB	LADDER ACCURACY



ADVANTAGES:

- Highest conversion speed available
- Single-cycle conversion
- Excellent dynamic performance at high frequencies
- No conversion artifacts or missing codes

DISADVANTAGES:

- Exponential increase in complexity with resolution
- Very high-power consumption
- Large die area requirements
- Limited practical resolution (<10bits)

SUCCESSIVE APPROXIMATION REGISTER (SAR)

SAR ADCs offer an excellent balance of resolution, speed, and power consumption.

OPERATING PRINCIPLE:

SAR ADC performs a binary search by comparing the input voltage against a series of reference voltages generated by an internal DAC. Starting with the MSB, each bit is determined sequentially.

CONVERSION SEQUENCE:

1. Sample input signal onto hold capacitor
2. Set MSB high in SAR register
3. Compare input to DAC output (VREF/2)
4. Keep or clear MSB based on comparison
5. Repeat for remaining bits (MSB-1 to LSB)

SAMPLE AND HOLD CIRCUIT:

The S&H circuit must acquire the input signal to the required accuracy within the sampling period.
Acquisition time depends on source impedance and hold capacitor value.

$tacq = 3.9 \times Rs \times Ch \times ln(2\text{^}N)$

COMPARATOR SPECIFICATIONS:

SAR comparators require high resolution but moderate speed. Key requirements include:

- Resolution: <1LSB offset over temperature
- Speed: Settle within 0.5bit decision time
- Low noise: Thermal noise << 1LSB

INTERNAL DAC ARCHITECTURE:

Most SAR ADCs use capacitive DACs for excellent linearity and low power.
The capacitor array implements binary-weighted ratios while serving as the sample capacitor.

- Binary-weighted capacitor array
- Total capacitance: C × (2^N - 1)
- Charge redistribution provides DAC function
- Inherent S&H capability



ADVANTAGES:

- Excellent power efficiency
- Good linearity performance
- Moderate complexity
- No missing codes (with proper design)
- Wide range of resolutions available

DISADVANTAGES:

- Conversion time increases with resolution
- Sensitive to comparator noise
- Input bandwidth limited by S&H circuit
- DAC settling time affects speed

PIPELINE ARCHITECTURE

Pipeline ADCs achieve high sample rates with moderate power consumption by distributing the conversion process across multiple stages. Each stage resolves a few bits and passes the residue to the next stage.

BASIC PIPELINE CONCEPT:

A pipeline ADC consists of multiple stages, each containing low-resolution ADC (typically 1-4 bits), a DAC, and a residue amplifier. While one stage processes the current sample, previous stages work on subsequent samples, creating a pipeline effect.

SINGLE STAGE OPERATION:

Each pipeline stage performs three functions:

1. Quantize input to coarse resolution (k bits)
2. Convert digital result back to analog (DAC)
3. Amplify the residue by 2^k for next stage



MATHEMATICAL REPRESENTATION:

$Vresidual = 2\text{^}k \times (Vin - VDAC)$

INTER-STAGE GAIN REQUIREMENTS:

The residue amplifier must provide precise gain to prevent missing codes. Gain accuracy requirements become more stringent for higher resolutions.
Gain accuracy requirement: ±0.1% for 12-bit overall resolution

STAGE RESOLUTION DISTRIBUTION:

TOTAL BITS	STAGE CONFIGURATION	ADVANTAGES
8-BIT	4 × 2-BIT STAGES	SIMPLE DESIGN
10-BIT	5 × 2-BIT STAGES	MODERATE COMPLEXITY
12-BIT	4 × 3-BIT STAGES	BALANCED APPROACH
14-BIT	2 × 4-BIT + 3 × 2-BIT	OPTIMIZED SPEED

SAMPLE AND HOLD CIRCUITS:

Each stage requires S&H circuits to align timing. The input S&H must provide high linearity, while inter-stage S&H circuits require less precision.

RESIDUE AMPLIFIER DESIGN:

The residue amplifier is critical for pipeline performance.

- Precise gain (typically 2, 4, or 8)
- High bandwidth for settling
- Low noise to preserve SNR
- Good linearity to minimize distortion

DIGITAL ERROR CORRECTION:

Pipeline ADCs typically implement redundancy to correct for component variations and settling errors. Extra bits in each stage provide error correction capability.

TIMING AND CLOCKING:

Pipeline ADCs require precise multi-phase clocking to coordinate sample/hold and amplification phases. Clock skew and jitter directly affect performance.

PERFORMANCE CHARACTERISTICS:

PARAMETER	TYPICAL RANGE	DESIGN TRADE-OFFS
RESOLUTION	8-16BITS	MORE STAGES FOR HIGHER RESOLUTION
SAMPLE RATE	1-500MSPS	LIMITED BY RESIDUE AMPLIFIER BANDWIDTH
POWER	100MW - 2W	PROPORTIONAL TO SAMPLE RATE
LATENCY	3-10 CLOCK CYCLES	EQUAL TO NUMBER OF STAGES

ADVANTAGES:

- High throughput capability
- Good power/performance ratio
- Scalable architecture
- Suitable for communications applications

DISADVANTAGES:

- High latency (pipeline delay)
- Complex calibration requirements
- Sensitive to component matching
- Requires high-performance amplifiers



DELTA-SIGMA ARCHITECTURE

Delta-Sigma ADCs achieve the highest resolution of any ADC architecture by using oversampling and noise shaping techniques. They trade conversion speed for resolution and are ideal for precision measurement.

FUNDAMENTAL PRINCIPLE:

Delta-Sigma ADCs use a low-resolution quantizer (typically 1-bit) operating at a much higher frequency than the Nyquist rate, combined with feedback and digital filtering to achieve high overall resolution.

BASIC DELTA-SIGMA LOOP:

- Analog integrator (or more complex loop filter)
- Low-resolution quantizer (comparator for 1-bit)
- 1-bit DAC in feedback path
- Digital decimation filter

OVERSAMPLING CONCEPT:

By sampling at a rate much higher than the Nyquist frequency, quantization noise is spread over a wider bandwidth. The oversampling ratio (OSR) determines the potential SNR improvement.
SNR improvement = 10 × log10(OSR) dB for first-order loop

FIRST-ORDER DELTA-SIGMA ANALYSIS:

The noise transfer function for a first-order loop shapes noise with a 20 dB/decade slope:
$NTF(z) = 1 - z^{-1}$

SIGNAL TRANSFER FUNCTION:

The signal passes through the loop with minimal distortion:
$STF(z) = z^{-1}$

HIGHER-ORDER LOOP FILTERS:

Multiple integrators create steeper noise shaping at the cost of stability. Common configurations include second and third-order loops.

LOOP ORDER	NOISE SHAPING	SNR IMPROVEMENT	STABILITY
1ST	20DB/DECADE	9DB/OCTAVE OSR	EXCELLENT
2ND	40DB/DECADE	15DB/OCTAVE OSR	GOOD
3RD	60DB/DECADE	21DB/OCTAVE OSR	MARGINAL



MULTI-BIT QUANTIZERS:

Using quantizers with more than 1 bit reduces quantization noise but requires more complex DAC elements and dynamic element matching.

Modulator Architectures:

FEEDFORWARD VS. FEEDBACK:

- Feedback: Traditional architecture, integrator in forward path
- Feedforward: Improved stability, signal bypasses integrators
- Cascade-of-Integrators Feedforward (CIFF): Common implementation

SINGLE-LOOP VS. CASCADE (MASH):

- Single-loop: Simple, stable, limited by noise leakage
- Cascade: Higher order noise shaping, digital cancellation required

CONTINUOUS-TIME VS. DISCRETE-TIME:

- Continuous-time: Inherent anti-aliasing, faster, more complex
- Discrete-time: Better matching, switched-capacitor implementation

DIGITAL DECIMATION FILTER:

The decimation filter removes out-of-band noise and reduces the sample rate to the desired output rate. Filter characteristics critically affect performance.

FILTER STAGES:

1. Comb filter: Efficient for large decimation ratios
2. Half-band filters: Reduce sample rate by factors of 2
3. FIR filter: Final shaping and decimation

DECIMATION RATIO SELECTION:

Higher decimation ratios provide better resolution but reduce output bandwidth. Ratios range 64 to 1024.

PARAMETER	FIRST-ORDER	SECOND-ORDER	THIRD-ORDER
SNR VS. OSR	9DB/OCTAVE	15DB/OCTAVE	21DB/OCTAVE
RESOLUTION	16-18BITS	20-22BITS	22-24BITS
STABILITY	UNCONDITIONAL	GOOD	MARGINAL
COMPLEXITY	LOW	MEDIUM	HIGH

ADVANTAGES:

- Highest resolution available
- Excellent linearity
- Inherent anti-aliasing (CT implementations)
- Robust to component mismatches
- Good power efficiency at low speeds

DISADVANTAGES:

- Limited bandwidth
- High latency due to digital filtering
- Complex digital signal processing
- Stability concerns for high-order loops



DUAL-SLOPE INTEGRATING ADC

Dual-slope ADCs provide excellent noise rejection and high resolution for slowly varying signals. They integrate the input signal for a fixed time, then measure the time required to integrate back to zero.

OPERATING PRINCIPLE:

1. Integrate input signal for fixed time T1
2. Integrate negative reference until output returns to zero

INTEGRATION PHASE ANALYSIS:

During the first phase, the integrator output voltage becomes:

$V1 = -(Vin \times T1)/(R \times C)$

DE-INTEGRATION PHASE:

During the second phase, the time T2 required to return to zero is proportional to the input voltage:

$T2 = (Vin \times T1)/Vref$

RESOLUTION AND CONVERSION TIME:

Resolution depends on the clock frequency and integration periods. Higher resolution requires longer conversion times.

NOISE REJECTION PROPERTIES:

Dual-slope ADCs provide excellent rejection of AC interference. Integration over complete periods of interference signals results in zero net contribution.

MULTI-SLOPE VARIATIONS:

Advanced implementations use multiple reference levels during de-integration to improve linearity and reduce conversion time.

Advantages:

- Excellent noise rejection
- High accuracy and linearity
- Self-calibrating (ratio measurement)
- Simple implementation

Disadvantages:

- Very slow conversion rate
- Requires high-quality integrator
- Limited to DC or slowly varying signals





Dual Slope ADC

INTERNAL CIRCUITS

SAMPLE & HOLD CIRCUITS

Sample and hold circuits are fundamental building blocks in most ADC architectures. They capture and maintain the analog input value during the conversion process, ensuring accuracy despite input signal variations.

BASIC S&H OPERATION:

The S&H circuit consists of an analog switch, hold capacitor, and buffer amplifiers. During the sample phase, the switch connects the input to the capacitor. During hold phase, the switch opens, and the capacitor maintains the sampled voltage.

Switch Implementation Technologies:

NMOS SWITCHES:

- Simple implementation
- Good on-resistance
- Limited by threshold voltage drop
- Charge injection issues

CMOS TRANSMISSION GATES:

- Better linearity than NMOS
- Lower on-resistance
- Reduced charge injection
- More complex control

JFET SWITCHES:

- Excellent linearity
- Low charge injection
- Higher on-resistance
- Process compatibility issues



SWITCH RESISTANCE ANALYSIS:

The on-resistance of the sampling switch affects acquisition time and introduces thermal noise. Switch resistance varies with signal level in MOS implementations.

$Ron(Vin) = 1/[\mu Cox(W/L)(VDD - Vin - Vth)]$

CLOCK FEEDTHROUGH:

Capacitive coupling between the switch control signal and the hold capacitor creates signal-dependent errors. Dummy switches and differential architectures help minimize feedthrough.

BUFFER AMPLIFIER REQUIREMENTS:

Input and output buffers isolate the hold capacitor from source and load impedances.

- High input impedance (>1 GΩ)
- Low input bias current (<1 nA)
- Fast settling time
- Low noise contribution

DROOP RATE ANALYSIS:

During the hold phase, leakage currents cause the held voltage to drift. Droop rate must be much smaller than 1 LSB over the conversion time.

Acceptable droop rate:

$|dV/dt| < LSB/(2 \times tconvert)$

BOTTOM-PLATE SAMPLING:

The hold capacitor bottom plate is switched instead of the top plate, reducing charge injection and improving linearity.

CORRELATED DOUBLE SAMPLING:

Two sampling operations remove offset and low-frequency noise, commonly used in precision applications.

TRACK-AND-HOLD VS. SAMPLE-AND-HOLD:

Track-and-hold continuously follows the input during track mode, while sample-and-hold captures instantaneous values. Each has specific advantages depending on the application.



COMPARATOR DESIGN

Comparators are critical components in most ADC architectures, determining the digital output through amplitude comparison. Comparator performance directly affects ADC accuracy and speed.

BASIC COMPARATOR FUNCTION:

A comparator amplifies the difference between two input voltages to a full logic level output. Ideally, the output switches states when the input difference crosses zero.

COMPARATOR TRANSFER FUNCTION:

$Vout = A \times (V+ - V-) - where\ A\ is\ the\ open-loop\ gain$

For practical comparators, the gain is finite, creating a transition region rather than an ideal step function.
Key Performance Parameters:

INPUT OFFSET VOLTAGE:

The differential input voltage required to produce zero output voltage. Offset varies with temperature, supply voltage, and manufacturing process.
Offset impact on ADC:

$Vos < LSB/2\ for\ N-bit\ accuracy$

PROPAGATION DELAY:

The time between input change and output response. Propagation delay limits maximum ADC conversion speed and varies with overdrive voltage.

HYSTERESIS:

The difference in switching thresholds for rising and falling input transitions. Small amounts of hysteresis improve noise immunity but can cause missing codes in ADCs.

INPUT BIAS CURRENT:

DC current flowing into comparator inputs creates voltage drops across source impedances. Bias current compensation techniques minimize this error.

COMMON-MODE REJECTION RATIO (CMRR):

The ability to reject common-mode input signals. Poor CMRR allows common-mode noise to affect comparison accuracy.
Comparator Architectures:



SINGLE-STAGE AMPLIFIERS:

Simple differential pair with current mirror load provides basic comparison function. Limited gain requires careful design for ADC applications.

MULTI-STAGE DESIGNS:

Cascaded gain stages provide higher overall gain and better accuracy. Each stage contributes gain, offset, and noise to overall performance.

REGENERATIVE COMPARATORS:

Positive feedback accelerates switching once threshold is exceeded. Regeneration improves speed but can cause hysteresis.

LATCHED COMPARATORS:

Clock-controlled comparators that sample the input difference and amplify to full logic levels. Excellent for synchronous ADC applications.

AUTO-ZERO COMPARATORS:

Two-phase operation cancels offset errors. During auto-zero phase, offset is stored on capacitors and subtracted during comparison phase.

Speed Optimization Techniques:

PREAMPLIFICATION:

High-gain preamplifier reduces effective input-referred offset of following stages while maintaining speed.

CURRENT STEERING:

Differential current signals switch faster than voltage signals, commonly used in high-speed comparators.

METASTABILITY:

When input signals are very close to switching threshold, comparators may take an indeterminate time to reach a valid logic level. Metastability becomes more probable as comparison resolution increases.

DESIGN TRADE-OFFS:

PARAMETER	HIGH SPEED	HIGH RESOLUTION	LOW POWER
GAIN	MODERATE	HIGH	MODERATE
BANDWIDTH	MAXIMUM	MODERATE	MINIMUM
CURRENT	HIGH	MODERATE	LOW
OFFSET	MODERATE	MINIMUM	MODERATE

DIGITAL-TO-ANALOG CONVERTER

Many ADC architectures incorporate internal DACs as feedback elements or for generating reference voltages. Understanding DAC operation and integration is essential for ADC design.
DAC Role in ADC Architectures:

SAR ADC DAC FUNCTION:

The internal DAC generates comparison voltages for the successive approximation algorithm. DAC accuracy directly determines ADC linearity and missing code performance.

PIPELINE ADC DAC REQUIREMENTS:

Each pipeline stage contains a DAC that subtracts the quantized value from the input. DAC settling time and accuracy affect overall conversion speed and precision.

DELTA-SIGMA DAC INTEGRATION:

The feedback DAC in delta-sigma modulators shapes the quantization noise. Multi-bit DACs require dynamic element matching for linearity.
DAC Architecture Types:

BINARY-WEIGHTED RESISTOR DACS:

Individual resistors with binary-weighted values generate output current or voltage. Matching requirements become stringent for high resolution.
Resistor matching requirement:
$\sigma(R)/R \ < \ 1/(2\hat{}(N+1))$

R-2R LADDER DACS:

Uses only two resistor values (R and 2R) in a ladder network. Better matching characteristics than binary-weighted designs but requires precision switches.

CURRENT STEERING DACS:

Binary-weighted current sources drive a common output node. Excellent speed performance but requires precise current source matching.

CAPACITIVE DACS:

Binary-weighted capacitor arrays commonly used in SAR ADCs. Excellent matching possible with careful layout and provides inherent sample-and-hold function.

SEGMENTED DAC ARCHITECTURES:

Combines thermometer coding for MSBs with binary coding for LSBs. Improves linearity at the cost of increased complexity.

SEGMENT	CODING	ADVANTAGES	DISADVANTAGES
MSB	THERMOMETER	GOOD DNL	LARGE AREA
LSB	BINARY	COMPACT	MATCHING CRITICAL

DAC SETTLING BEHAVIOR:

DAC settling time limits ADC conversion speed.
Settling consists of slewing and linear settling components.
$Settling\ time \ = \ tslew \ + \ tlinear \ = \ \Delta V/SR \ + \ 2.3RC \ \times \ log(Error)$

REFERENCE VOLTAGE GENERATION

Reference voltage circuits provide the fundamental voltage standards that determine ADC accuracy and stability. Reference design significantly impacts overall system performance.

Reference Voltage Requirements:



ACCURACY SPECIFICATIONS:

Initial accuracy determines absolute ADC precision.

Temperature coefficient affects accuracy over operating range.

RESOLUTION	ACCURACY	TEMP COEFFICIENT
8-BIT	±0.4%	100PPM/°C
12-BIT	±0.025%	25PPM/°C
16-BIT	±0.0015%	5PPM/°C
20-BIT	±0.0001%	1PPM/°C

LOAD REGULATION:

Reference voltage must remain stable despite varying load currents from ADC operation. Output impedance determines load regulation performance.

NOISE PERFORMANCE:

Reference noise directly adds to ADC input-referred noise. Low-frequency noise is particularly problematic for precision measurements.

BANDGAP REFERENCES:

Combine PTAT (Proportional to Absolute Temperature) and CTAT (Complementary to Absolute Temperature) voltages to create temperature-stable references.

Bandgap principle: VBG = VBE + K × (kT/q) × ln(N)

BURIED ZENER REFERENCES:

Use the temperature-stable breakdown voltage of buried zener diodes. Excellent long-term stability but requires special process steps.

XFET REFERENCES:

Exploit the zero-temperature coefficient point of MOSFET threshold voltages. Good for integrated solutions but limited accuracy.

Voltage Reference Topologies:

SERIES REFERENCES:

Voltage regulator configuration with reference setting the output voltage. Good load regulation but requires higher supply voltage.

SHUNT REFERENCES:

Operates as a voltage-controlled current sink. Simple implementation but requires external current source.

FLOATING REFERENCES:

Two-terminal devices that develop reference voltage across terminals. Flexible application but limited drive capability.

REFERENCE BUFFER DESIGN

Most references require buffer amplifiers to provide low output impedance and current drive capability.

- Unity gain stability
- Low output impedance (<1Ω)
- High current capability (>10mA)
- Low noise contribution
- Good PSRR

BUFFER ARCHITECTURES:

- Simple voltage follower: Basic but limited drive
- Push-pull output stage: Higher current capability
- Class AB design: Efficient power usage
- Current feedback: Improved speed and stability

REFERENCE DISTRIBUTION:

Multiple ADCs may share a common reference through proper distribution networks.

STAR DISTRIBUTION:

Central reference drives multiple ADCs through individual buffer amplifiers. Excellent isolation but higher power consumption.

DAISY CHAIN DISTRIBUTION:

Reference passes through each ADC in series. Compact but susceptible to loading effects.

KELVIN CONNECTIONS:

Separate sense lines maintain reference accuracy at the point of use. Essential for precision applications.



Kelvin Connections

CLOCK GENERATION & DISTRIBUTION

Clock signals control the timing of all ADC operations. Clock quality directly affects ADC performance, particularly for high-speed and high-resolution applications.

Clock Signal Requirements:

FREQUENCY ACCURACY:

Clock frequency determines sampling rate accuracy. Crystal oscillators provide excellent frequency stability for most applications.

DUTY CYCLE:

Many ADC architectures require specific clock duty cycles. Duty cycle variations can introduce systematic errors.

RISE/FALL TIMES:

Fast clock edges minimize timing uncertainty but may cause increased EMI. Edge rates must be matched to ADC requirements.

Clock Generation Techniques:

CRYSTAL OSCILLATORS:

Provide excellent frequency stability and low phase noise. Available in various package types and frequency ranges.

LC OSCILLATORS:

Lower phase noise than crystal oscillators at high frequencies but require external components and have poorer frequency stability.

RING OSCILLATORS:

Fully integrated solution with moderate phase noise performance. Frequency depends on process, voltage, and temperature variations.

PLL-BASED SYNTHESIS:

Phase-locked loops multiply reference frequencies to generate required clock rates. Bandwidth optimization balances jitter and settling time.

Clock Distribution Networks:



Ring Oscillator



Crystal Oscillators



PLL Clock Distribution

SINGLE-ENDED DISTRIBUTION:

Simple implementation but susceptible to noise coupling and ground bounce effects.

DIFFERENTIAL DISTRIBUTION:

Better noise immunity and reduced EMI but requires more routing resources and power.

CLOCK TREE SYNTHESIS:

Balanced distribution trees minimize skew between multiple clock destinations. Buffer sizing and placement optimize performance.

MULTI-PHASE CLOCK GENERATION:

Some ADC architectures require multiple clock phases with precise timing relationships.
Phase Generation Methods:

- Delay lines: Simple but sensitive to process variations
- RC/LC networks: Good accuracy but limited frequency range
- PLL with multiple outputs: Excellent accuracy and flexibility

JITTER SOURCES:

- Thermal noise in oscillator circuits
- Power supply noise coupling
- Substrate noise in integrated circuits
- External interference

JITTER TYPES:

- Random jitter: Gaussian distribution, increases noise floor
- Deterministic jitter: Systematic patterns, creates spurs
- Period jitter: Cycle-to-cycle variations
- Accumulated jitter: Long-term drift effects

JITTER MEASUREMENT:

- Time-domain: Direct measurement of edge variations
- Frequency-domain: Phase noise spectrum analysis
- Statistical: RMS and peak-to-peak characterization



Jitter Representation

ADVANCED ADC CONCEPTS

OVERSAMPLING AND NOISE SHAPING

Oversampling techniques enable higher resolution than achievable with Nyquist-rate sampling by trading bandwidth for resolution. Combined with noise shaping, oversampling forms the foundation of delta-sigma converters.

OVERSAMPLING FUNDAMENTALS:

Sampling at rates much higher than the Nyquist frequency spreads quantization noise over a wider bandwidth. Subsequently filtering the desired signal bandwidth removes most quantization noise.

QUANTIZATION NOISE POWER:

For an N-bit quantizer, total quantization noise power is:

$Pq = (LSB)^2/12$

OVERSAMPLING RATIO (OSR):

$OSR = fs/(2 \times fB)$ $\quad where\ fs\ is\ sampling\ frequency\ and\ fB\ is\ signal\ bandwidth$

SNR IMPROVEMENT:

Oversampling alone provides 3 dB SNR improvement per doubling of sample rate:

$SNR\ improvement = 10 \times log10(OSR)dB$

NOISE SHAPING PRINCIPLES:

Noise shaping uses feedback to modify the quantization noise spectrum, concentrating noise energy outside the signal band where it can be filtered.

FIRST-ORDER NOISE SHAPING:

A simple integrator in the feedback path creates 20 dB/decade noise shaping:

Quantization noise PSD:

$|NTF(f)|^2 = 4sin^2(\pi f/fs)$

HIGHER-ORDER NOISE SHAPING:

Additional integrators increase the noise shaping slope but require careful stability analysis:

ORDER	NOISE SHAPING	SNR IMPROVEMENT	STABILITY MARGIN
1ST	20 DB/DECADE	9 DB/OCTAVE OSR	EXCELLENT
2ND	40 DB/DECADE	15 DB/OCTAVE OSR	GOOD
3RD	60 DB/DECADE	21 DB/OCTAVE OSR	LIMITED
4TH	80 DB/DECADE	27 DB/OCTAVE OSR	MARGINAL

STABILITY ANALYSIS:

Higher-order noise shaping loops can become unstable with large input signals. Stability analysis uses root locus and Nyquist criteria.

MULTI-BIT QUANTIZATION:

Using quantizers with more than one bit reduces quantization noise power but introduces DAC linearity requirements:

Noise reduction factor = M, where M is number of quantizer levels

BAND-PASS NOISE SHAPING:

Noise shaping can be centered around specific frequencies other than DC, enabling efficient digitization of narrowband signals.

DITHERING & LINEARIZATION

Dithering adds controlled noise to ADC inputs to improve linearity and reduce quantization artifacts. Proper dithering can eliminate missing codes and reduce harmonic distortion.

DITHERING PRINCIPLES:

Small amounts of random or pseudo-random noise added to the ADC input randomize quantization errors, converting them from deterministic distortion to white noise.

QUANTIZATION WITHOUT DITHERING:

Deterministic input signals create repeating quantization error patterns that appear as harmonic distortion and missing codes.

QUANTIZATION WITH DITHERING:

Proper dithering makes quantization errors statistically independent of input signals, eliminating deterministic distortion products.
Dither Signal Requirements:

AMPLITUDE SELECTION:

Optimal dither amplitude typically ranges from 0.5 to 1.0LSB RMS. Too little dither provides incomplete linearization; too much increases noise floor.

SPECTRAL CHARACTERISTICS:

Dither should be uncorrelated with input signals. White noise provides optimal linearization but increases overall noise power.

ANALOG DITHER:

Added to ADC input as analog signal. Requires careful design to avoid introducing systematic errors.

DIGITAL DITHER:

Added digitally to quantizer input in delta-sigma modulators. Precise control but limited to specific architectures.



MULTI-CHANNEL ARCHITECTURES

Many applications require simultaneous conversion of multiple analog signals. Multi-channel ADC architectures provide various approaches to handle multiple inputs efficiently.

Multi-Channel Approaches:

TIME-DIVISION MULTIPLEXING:

Single ADC core switches between multiple input channels sequentially. Simple implementation but introduces time skew between channels.

SIMULTANEOUS SAMPLING:

Multiple sample-and-hold circuits capture all channels simultaneously, followed by sequential conversion. Eliminates time skew but increases complexity.

PARALLEL ADCS:

Dedicated ADC for each channel provides true simultaneous conversion with no time skew. Highest performance but maximum cost and power.

HYBRID ARCHITECTURES:

Combinations of the above approaches optimize cost and performance for specific applications.

Multiplexer Design Considerations:

CHANNEL ISOLATION:

Off-channel leakage creates crosstalk between channels. Isolation requirements depend on signal levels and accuracy needs.

APPLICATION	ISOLATION	IMPLEMENTATION
AUDIO MIXING	80 DB	PRECISION SWITCHES
DATA ACQUISITION	100 DB	RELAY MULTIPLEXERS
TEST EQUIPMENT	120 DB	ISOLATED CHANNELS

SETTLING TIME:

Channel switching transients must settle before conversion begins. Settling time depends on source impedances and multiplexer characteristics.

CHARGE INJECTION:

Switch charge injection creates channel-to-channel coupling. Differential switches and dummy switches minimize injection effects.

Simultaneous Sampling Architectures:

TRACK-AND-HOLD ARRAYS:

Multiple T&H circuits capture all channels simultaneously. Common conversion ADC processes channels sequentially without time skew.

INDIVIDUAL S&H PER CHANNEL:

Each channel has dedicated sample-and-hold. More flexible timing but requires more area and power.

APERTURE TIME MATCHING:

All channels must have matched aperture times to maintain simultaneity. Clock distribution and layout critical for matching.

Parallel ADC Systems:

MATCHED ADC ARRAYS:

Multiple identical ADCs process channels in parallel. Requires careful matching and calibration for consistent performance.

Channel-to-Channel Matching:

- Gain matching: <0.1% for 12-bit systems
- Offset matching: <0.5LSB
- Timing matching: <1% of sample period
- Temperature tracking: <10ppm/°C difference

COMMON MODE CONSIDERATIONS:

Channels sharing common references or supplies can have correlated errors. Ground isolation and separate references improve independence.

Digital Interface Architectures:

TIME-DIVISION DIGITAL OUTPUT:

Single digital interface carries data from all channels sequentially. Reduces pin count but requires channel identification.

PARALLEL DIGITAL OUTPUTS:

Each channel has dedicated digital interface. Maximum throughput but highest pin count and routing complexity.

SERIAL DIGITAL INTERFACES:

High-speed serial links carry multi-channel data. Balances throughput and pin count with protocol complexity.

Calibration in Multi-Channel Systems:

INDIVIDUAL CHANNEL CALIBRATION:

Each channel calibrated independently. Most accurate but requires significant calibration time and memory.

RELATIVE CALIBRATION:

Channels calibrated relative to reference channel. Faster calibration but correlated errors possible.

CROSS-CHANNEL CALIBRATION:

Uses channel relationships to improve overall accuracy. Complex algorithms but can achieve better than individual channel accuracy.



SELECTION CRITERIA

RESOLUTION VS SPEED

The fundamental trade-off between resolution and conversion speed affects all ADC architectures. Understanding this relationship enables optimal ADC selection for specific applications.

FLASH ADC SPEED-RESOLUTION:

Flash ADCs achieve highest speeds, but complexity grows exponentially with resolution:
Number of comparators = 2^N - 1 Power consumption ∝ 2^N Die area ∝ 2^N

SAR ADC TRADE-OFFS:

SAR conversion time scales linearly with resolution:
Conversion time = N × (comparator delay + DAC settling time)

PIPELINE ADC CHARACTERISTICS:

Pipeline throughput independent of resolution but latency increases:
Latency = Number of stages × Clock period Throughput = Clock frequency (independent of resolution)

DELTA-SIGMA TRADE-OFFS:

Resolution improves with oversampling ratio, but bandwidth decreases:
ENOB ≈ log2(OSR^(L+0.5)) where L = loop order Signal bandwidth = fs/(2 × OSR)
Speed-Resolution Performance Map:

ARCHITECTURE	SPEED RANGE	RESOLUTION	SWEET SPOT
FLASH	100 MHZ - 5 GHZ	4-10 BITS	HI-SPEED, MODERATE RES
SAR	100 KHZ - 100 MHZ	8-18 BITS	MED-SPEED, HIGH RES
PIPELINE	1 MHZ - 500 MHZ	8-16 BITS	HI-SPEED, MODERATE RES
DELTA-SIGMA	1 HZ - 10 MHZ	12-32 BITS	LO-SPEED, HIGHEST RES



POWER CONSUMPTION OPTIMIZATION

Power consumption is increasingly critical in portable and distributed systems. Understanding ADC power dissipation enables optimal selection and design.
Power Dissipation Components:

ANALOG CORE POWER:

Dominated by bias currents in amplifiers, comparators, and reference circuits. Generally increases with speed and resolution.

DIGITAL INTERFACE POWER:

Power consumed by digital output drivers and interface logic. Depends on switching frequency and load capacitance.

REFERENCE CIRCUIT POWER:

Power consumed by voltage reference and buffer circuits. Often significant portion of total power in precision applications.

CLOCK GENERATION POWER:

Power consumed by oscillators, PLLs, and clock distribution networks. Important in high-speed applications.
Architecture Power Characteristics:

FLASH ADC POWER:

Very high-power consumption due to large number of continuously operating comparators:
Power ∝ 2^N × comparator power Typical: 1-10W for 8-10bit, GHz sample rates

SAR ADC POWER:

Excellent power efficiency due to duty-cycled operation:
Power = Bias power + Switching power × fs Typical: 1-100mW for 12-16bit, MHz sample rates

PIPELINE ADC POWER:

Moderate power consumption, dominated by residue amplifiers:
Power ∝ Number of stages × amplifier power Typical: 100mW - 2 W for 12-14bit, 100 MHz sample rates

DELTA-SIGMA POWER:

Very efficient at low speeds, dominated by digital filtering:
Power = Modulator power + Digital filter power Typical: 1-50mW for 16-24bit, kHz sample rates
Power Optimization Techniques:

SUPPLY VOLTAGE SCALING:

Reducing supply voltage provides quadratic power reduction but may compromise performance:
Power ∝ VDD^2 for switching circuits Power ∝ VDD for bias-limited circuits

DUTY CYCLING:

Operating ADCs only when conversions are needed dramatically reduces average power consumption:
Average power = Active power × Duty cycle + Sleep power

CLOCK FREQUENCY REDUCTION:

Lower clock rates reduce dynamic power consumption but may affect conversion speed or resolution.

SLEEP MODE IMPLEMENTATION:

Deep sleep modes can reduce power consumption by orders of magnitude during inactive periods.

SLEEP MODE	WAKE-UP TIME	POWER REDUCTION	APPLICATIONS
STANDBY	<1MS	10:1	BURST MEASUREMENTS
SLEEP	<100MS	100:1	PERIODIC SAMPLING
SHUTDOWN	<10MS	1000:1	EVENT-DRIVEN SYSTEMS

THERMAL CONSIDERATIONS:

Power dissipation creates heat that affects ADC performance and reliability. Thermal management becomes critical for high-power ADCs.

Junction Temperature Effects:

- Increased noise levels
- Offset and gain drift
- Reduced reliability
- Clock frequency limitations

Thermal Design Guidelines:

- Adequate heatsinking for power dissipation
- Thermal vias for heat spreading
- Component placement for thermal isolation
- Air flow considerations for convection cooling

calibration, affecting lifecycle costs.



SAR ADC Power Distribution

APPLICATION-SPECIFIC REQUIREMENTS

Different applications have unique requirements that drive ADC selection beyond basic speed and resolution specifications.

Communications Applications:

RF SAMPLING REQUIREMENTS:

Direct sampling of RF signals requires ADCs with high sample rates and excellent dynamic performance.

Key specifications:

- Sample rate: >2×RF frequency
- SFDR: >70dB typical
- SNR: Adequate for demodulation
- Input bandwidth: Covers RF signal bandwidth



I/Q SIGNAL PROCESSING:

Complex signal processing requires matched ADC channels with precise phase relationships.

Matching requirements:

- Gain matching: <0.1dB
- Phase matching: <0.5°
- DC offset matching: <1mV



SENSOR INTERFACE REQUIREMENTS:

Industrial sensors have diverse output characteristics requiring flexible ADC input ranges.

Common sensor types:

- 4-20mA current loops
- ±10V voltage outputs
- Bridge sensors (mV/V outputs)
- RTD and thermocouple inputs



PATIENT SAFETY:

Medical applications require isolation and leakage current limitations for patient safety.

Safety standards:

- IEC 60601-1 for medical electrical equipment
- Isolation voltage: >4000V typical
- Leakage current: <10μA

BIO-SIGNAL CHARACTERISTICS:

Physiological signals have specific bandwidth and amplitude requirements.

Signal characteristics:

- ECG: 0.1-150Hz, 0.5-4mV
- EEG: 0.5-70Hz, 10-100μV
- EMG: 10-500Hz, 50 μV-5mV