Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

(1.34.3 backport) [WireDFT] Add support for wiring optional clock div bypass signal. (#5219) #5225

Merged
merged 1 commit into from
May 18, 2023

Conversation

dtzSiFive
Copy link
Contributor

Backport this change to 1.34.x .

…5219)

If a signal is annotated as the clock divider bypass signal, wire it to clock gates that have the expected port.

Like test_en wiring the port number is hardcoded, but unlike test_en this ignores the "bypass" port if that port doesn't match the expected bypass port name/dir/type.

Warning is emitted if looks compatible but name doesn't match and bypass signal annotation is found.
@dtzSiFive dtzSiFive force-pushed the dev/dtz/firtool-1.34.3-backport branch from b94b742 to 2e0c75a Compare May 17, 2023 23:37
@@ -34,14 +35,14 @@ firrtl.circuit "Simple" {
// CHECK: firrtl.module @A(in %test_en: !firrtl.uint<1>)
firrtl.module @A() {
%in, %test_en, %en, %out = firrtl.instance eicg @EICG_wrapper(in in: !firrtl.clock, in test_en: !firrtl.uint<1>, in en: !firrtl.uint<1>, out out: !firrtl.clock)
// CHECK: firrtl.connect %eicg_test_en, %test_en : !firrtl.uint<1>, !firrtl.uint<1>
// CHECK: firrtl.strictconnect %eicg_test_en, %test_en : !firrtl.uint<1>
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The backport picks up a move to emitConnect instead of creating ConnectOps directly, but this should be very safe in terms of WireDFT changes.

@dtzSiFive dtzSiFive marked this pull request as ready for review May 18, 2023 12:36
@dtzSiFive dtzSiFive merged commit b1e3e33 into firtool-1.34 May 18, 2023
@dtzSiFive dtzSiFive deleted the dev/dtz/firtool-1.34.3-backport branch May 18, 2023 12:44
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants