[ExportVerilog] Use wire for inlined op operand #5695
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Fix a bug where an assertion could fire in ExportVerilog due incomplete
wire creation in PrepareForEmission. This bug occurss if an always inline
operation was duplicated, but its operand is not always inline. This
creates a situation where, if you were to run PrepareForEmission again,
it would create a wire (and no assertion would fire).
Change the logic when recursing through operands of an always inline
operation to create this wire.
Fixes #5605.
This PR does some NFC monkeying with
PrepareForEmission
. The first two commits do this NFC monkeying. The third commit makes the change and adds tests. For the purposes of PR review, only the last commit matters.