Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[FIRRTL] Expose clock dividers as a FIRRTL intrinsic #6890

Merged
merged 1 commit into from
Apr 2, 2024
Merged

[FIRRTL] Expose clock dividers as a FIRRTL intrinsic #6890

merged 1 commit into from
Apr 2, 2024
+86 −18

Commits on Apr 2, 2024

  1. [FIRRTL] Expose clock dividers as a FIRRTL intrinsic 

    This PR adds an intrinsic to expose `seq.clock_div` to FIRRTL.
    @nandor
    nandor committed Apr 2, 2024
    Configuration menu
    Copy the full SHA
    386a8b3 View commit details
    Browse the repository at this point in the history