Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[AArch64] error in backend: Do not know how to split the result of this operator #88247

Closed
vfdff opened this issue Apr 10, 2024 · 3 comments · Fixed by #88643
Closed

[AArch64] error in backend: Do not know how to split the result of this operator #88247

vfdff opened this issue Apr 10, 2024 · 3 comments · Fixed by #88643
Labels
backend:AArch64 crash-on-valid SVE ARM Scalable Vector Extensions

Comments

@vfdff
Copy link
Contributor

vfdff commented Apr 10, 2024

@XChy XChy added crash-on-valid backend:AArch64 SVE ARM Scalable Vector Extensions and removed new issue labels Apr 10, 2024
@llvmbot
Copy link
Collaborator

llvmbot commented Apr 10, 2024

@llvm/issue-subscribers-backend-aarch64

Author: Allen (vfdff)

* There's a compilation problem with **sve**, https://godbolt.org/z/MYKzeKx3Y > it reports **fatal error: error in backend: Do not know how to split the result of this operator!**

@vfdff
Copy link
Contributor Author

vfdff commented Apr 11, 2024

Add option -mllvm -lower-interleaved-accesses=false can avoid this problem.
In the pass, @llvm.experimental.vector.deinterleave2.nxv8f64 transforms into @llvm.aarch64.sve.ld2.sret.nxv4f64, then @llvm.aarch64.sve.ld2.sret.nxv4f64 failed in ISel

@vfdff
Copy link
Contributor Author

vfdff commented Apr 11, 2024

declare { <vscale x 4 x double>, <vscale x 4 x double> } @llvm.aarch64.sve.ld2.sret.nxv4f64(<vscale x 4 x i1>, ptr)

define { <vscale x 4 x double>, <vscale x 4 x double> } @deinterleave_nxptr_factor2(ptr nocapture readonly %ptr) local_unnamed_addr #0 {
  %ldN = call { <vscale x 4 x double>, <vscale x 4 x double> } @llvm.aarch64.sve.ld2.sret.nxv4f64(<vscale x 4 x i1> shufflevector (<vscale x 4 x i1> insertelement (<vscale x 4 x i1> poison, i1 true, i64 0), <vscale x 4 x i1> poison, <vscale x 4 x i32> zeroinitializer), ptr %ptr)
  ret { <vscale x 4 x double>, <vscale x 4 x double> } %ldN
}

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
backend:AArch64 crash-on-valid SVE ARM Scalable Vector Extensions
Projects
None yet
Development

Successfully merging a pull request may close this issue.

3 participants