Skip to content

v1.3.0

Latest
Latest

Choose a tag to compare

View all tags
@tangxifan tangxifan released this 21 Oct 21:53
· 16 commits to master since this release
v1.3.0
16d0cdb
This commit was created on GitHub.com and signed with GitHub’s verified signature.
GPG key ID: B5690EEEBB952194
Verified
Learn about vigilant mode.

What's Changed

This is NOT a long-term support version!!!

It is my great pleasure to announce the v1.3.0 release of OpenFPGA! 🚀

It has been four years since our last release, v1.1.541. During this period, driven by the growing demand from industry for FPGA tapeouts, OpenFPGA has undergone intensive development, with new contributions and pull requests arriving almost every day!

This release brings a wealth of technical improvements.

image
  • Support VTR latest (version >9) as submodule
  • Support Yosys as API-level integration
  • Support little-endian in netlist generation
  • Support systemverilog
  • Support MacOS, Windows
  • Memory initialization support
  • Support gz in netlist and bitstream outputs
  • Physical equivalent sites support
  • Support different I/O capacity on perimeters
  • Support multi-column and multi-row heterogeneous blocks
  • Support L-shape FPGA fabric
  • Support different routing channel width and wire distribution in X- and Y- direction
  • Custom unused routing multiplexer configuration
  • Support single-stage routing
  • Support group tiles
  • Support group configuration memory blocks
  • Support exact placement of primitive blocks
  • Support bus-based local routing
  • Off-fabric timing annotation
  • Customization on last stage MUX cells
  • Custom PCF commands
  • Enhancements on direction conections
  • Support custom fpga top-level wrappers
  • Support don't care mode bits
  • Support HEX format in mode bits
  • Support multiple clocks on configuration chains
  • Support Enhanced Connection Block (ECB)
  • Programmable clock network (including reset)
  • Support bus-based local routing
  • Support flexible direction connections
  • Support flexible I/O block architecture (registers etc.)
  • Support calling shell command in OpenFPGA shell
  • Support to load OpenFPGA as a dynamic library for Tcl integration
  • OpenFPGA shell supports command auto-completion
  • OpenFPGA shell can accept stringstream for commands to be executed (option '-x')

New Contributors

🙏 A huge thank-you to all our contributors!

Your dedication, technical expertise, and continuous support have made this release possible. Open-source projects thrive because of communities like ours, and I am grateful to everyone who has contributed to OpenFPGA.

Full Changelog: v1.1.525...v1.3.0

Contributors

ruck314, oscarcheng105, and 12 other contributors
Assets 2
Loading