

4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR


- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- 10.8 Microsecond Instruction Cycle

- CPU Directly Compatible With MCS-40 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40°
 to +85°C Operating Range

The Intel® 4004 is a complete 4-bit parallel central processing unit (CPU). The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.

The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM, Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.

The 4004 is fabricated with P-channel silicon gate MOS technology.




Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

Merch 1987

Order Number: 23 1982

Pin Description



Do-D3

BIDIRECTIONAL DATA BUS, All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

RESET

RESET input. A logic "1" level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

SYNC

SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

CM-ROM

CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

CM-RAMO - CM-RAMS

CM-RAM outputs. These are the bank selection signals for the 4002 RAM chips in the system.

Ø1. Ø2

Two phase clock inputs.

Vzz

Most positive voltage.

Voo

Vse -15 ±5% main supply voltage.



Instruction Set Format

A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (instruction cycle).
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during M₁ and M₂ times respectively.




Table I. Machine Instruction Format

B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats



4004 Instruction Set BASIC INSTRUCTIONS (* = 2 Word Instructions)

Hez Code	MEMONIC	0 /A 0, 0, 0, 0,	09A 9, 0, 9, 0,	DESCRIPTION OF OPERATION
00	NOP	0000	0000	No operation.
1 .	*JCN	0001	C, C, C, C, A, A, A, A,	Jump to ROM address A_1 , A_2 , A_3 , A_4 , A_4 , A_5 , A_6 , (within the same ROM that contains this JCN instruction) if condition C_1 , C_2 , C_3 is true, otherwise go to the next instruction in sequence
2 ·	* FIM	0 0 1 0 0,0,0,0,	M M R 0 0, D, O, D,	Fetch immediate (direct) from RDM Data D_2 D_1 D_2 D_3 D_4 D_5 D_6 D_6 D_7 to index register peir location RRR.
3 ·	FIN	0011	RRRO	Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.
3 ·	JIM	0011	R R R 1	Jump indirect. Send contents of register pair RRR out as an address at A, and A, time in the instruction cycle.
4 -	*JUN	0100	A, A, A, A, A, A, A, A,	Jump unconditional to ROM address A ₂ A ₃ A ₃ A ₃ A ₃ A ₄ A ₅ A ₅ A ₆ A ₁ A ₁ A ₂ A ₃
5 ·	*JMS	0 1 0 1 4444	A, A, A, A, A, A, A, A,	Jump to subroutine ROM address A ₂ A ₃ A ₃ A ₃ A ₃ A ₄ A ₇ A ₇ A ₇ A ₇ A ₇ A ₈
6.	INC	0 1 1 0	AARA	Increment contents of register RRRR
7 -	*152	0 1 1 1 4444	R R R R A, A, A, A,	Increment contents of register ARRRI. Go to ROM address A,
1	A00	1000	ARRR	Add contents of register RRRA to accumulator with carry
3.	SUB	1001	ARAR	Subtract contents of register RRRR to accumulator with borrow
Ā:	ĻD	1010	RAAR	Load contents of register RRRR to accumulator
1.	XCH	1011	RRAR	Exchange contents of index register RRRR and accumulator
C·	86L	1100	0000	Branch back (down 1 level in stack) and load data 0000 to accumulator
D.	LOM	1 1 0 1	0000	Load data 0000 to accumulator
FO	CL9	1111	0000	Clear both (Accumulator and carry)
FI	arc	1111	0001	Clear carry.
F2	IAC	1111	0010	Increment accumulater.
F3	CMC	1111	0011	Complement carry.
P5	RAL	1111	8101	Rotate left (Accumulator and carry)
A	AAR	1111	0 t 1 0	Rotate right. (Accumulator and carry)
F7	TCC	1111	0 1 1 1	Transmit carry to accumulator and clear carry.
A	DAC	1111	1000	Decrement accumulator
FB	TCS	1 1 1 1	1001	Transfer carry subtract and clear carry
A	STC	111 <u>1</u>	1010	Set carry
FB	DAA	1111	1011	Decimal adjust accumulator.
fC	KBP	1111	1100	Keyboard process. Converts the consents of the accumulator from a one out of four code to a binary code.
FD	001	1111	1101	Designate command line.



4001/4002/4008/4009/4289 INPUT/OUTPUT AND RAM INSTRUCTIONS

Hez Ceda	MNEMOM	c _{D,}	0,	PR D.	۵,	۰,	-	PA O.	٥,	DESCRIPTION OF OPERATION				
2 ·	SAC		0			R	A	R	1	Send register comrol. Send the address (contents of index register pair RRR) to ROM and RAM at X, and X, time in the instruction cycle.				
ĘO	WRM	t	1	1	0	0	0	0	0	Write the contents of the accumulator into the previously selected RAM main memory character				
E۱	WMP	1	1	1	0	0	0	0	1	Write the contents of the accumulator into the previously selected RAM output port. (Output Lines)				
E2	WRR	1	1	i	0	0	0	1	0	Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)				
E3	WPM	1	1	1	0	0	0	1	1	Write the contents of the accumulator into the previously selected half byte of read/write program memory (used with 4008/4009 or 4289 only)				
E4	WRO	1	1	1	0	0	1	0	0	Write the contents of the accumulator into the previously selected RAM status character 0.				
E5	WR1	1	1	1	0	0	1	0	1	Write the contents of the accumulator into the previously selected RAM status character 1				
E6	WR2	1	1	1	0	0	1	1	0	Write the contents of the accumulator into the previously selected RAM status character 2				
E7	WR3	1	١	1	0	0	1	1	1	Write the contents of the accumulator into the previously selected RAM status character 3				
E8	SBM	1	1	1	0	1	0	0	0	Subtract the previously selected RAM main memory character from accumulator with borrow				
E9	ROM	1	1	1	0	1	0	0	1	Read the previously selected RAM main memory character into the accumulator				
EA	ADA	1	t	1	0	1	0	1 1	0	Read the contents of the previously selected ROM input port into the accumulator (I/O Lines)				
EB	ADM	t	1	1	0	1	0) 1	1	Add the previously selected RAM main memory character to accumulator with carry				
EC	RDO	1	1	1	0	1	1		0	Read the previously selected RAM status character 0 into accumulator				
EO	RD1	1	†	1	0	1	1	0	1	Read the previously selected RAM status character 1 into accumulator				
EE	RD2	1	1	1	0	1	1	1	0	Read the previously selected RAM status character 2 into accumulator				
EF	RD3	1	1	1	0	1	1	1	1	Read the previously selected RAM status character 3 into accumulator				



4004 Instruction Codes

Hex	Mneme	nie	Hex	Mnem	onic		Hex	Mnemo	nic	Hex	Mnemo	nic	
00	_		40	JUN	٦		80	ADD	0	CO	BBL	0	\neg
01	-		41	JUN			81	ADD	1	C1	88L	1	1
02	-		42	JUN			82	ADD	2	C2	88L	2	
03	-		43	JUN			83	ADD	3	C3	88 L	3	
04	-		44	JUN			84	ADD	4	C4	98 L	4	
05	-		45	JUN			85	ADD	5	CS	88 L	5	
06	-		46	JUN			38	ADO	6	CS	88 L	6	
07	-		47	JUN			87	ADD	7	C7	8 9 L	1	
08	_		48	JUN	- 1		88	ADD	1	CB	88 L	ŧ	
09	-		49	JUN			89	ADD	9	CS	58 L	9	-
OA.	-		4A	JUN	- 1		SA.	ADD	18	CA	88L	10	1
08	-		48	JUN			88	ADO	11	CB	881	11	
00	-		4C	JUN			8C	A00	12	CC	881	12	
00	-		40	JUN			80	ADD	13	CO	68 L	13	
90	-		4E	JUN	- 1	Second hex	#E	ADD	14	CE	88 L	14	
OF	_		4F	JUN	L	digit is part	8F	AOD	15	CF	88 L	15	
10	JCN	CN=0	50	JMS	- [of jump	90	SUB	0	DQ	LDM	0	
11	JCN	CN= 1 also JNT	51	JMS	- 1	address.	91	SUB	1	D1	LDM		
12	JCN	CN=2 also JC	52	JMS	- 1		92	SUB	2	02	LOM	2	
13	JCN	CN=3	53	SML	- 1		93	SUB	3	03	LDM	3	
14	JCN	CN=4 also JZ	54	JMS	- 1		94	SUB	4	04	LDM	4	
15	JCN	CN=5	55	JMS	- 1		95	SUB	5	D5	FD#	5	i
16	JCN	CN=6	56	JMS	- 1		96	SUB	6	06	LOM	6	
17	JCN	CN=7	57	JMS	- 1		97	SU 6	7	97	LDM	7	
18	JCN	CN=8	58	JMS	- 1		98	SUB	8	08	LDM	8	
19	JCN	CN=9 also JT	59	JMS	- 1		99	SUB	9	D9	LOM	9	
1A	JCN	CN=10 also JNC	5A	JMS			SA.	SUB	10	DA	LDM	10	
18	JCN	CN=11	5B	JMS	- 1		98	SUB	11	De	LDM	11	
10	JCN	CN=12 also JNZ	5C	JMS	- 1		9C	\$U8	12	OC	FDW	12	-
10	JCN	CN=13	50	JMS			90	SUB	13	00	LOM	13	٠,
16	JCN	CN=14	5E	JMS	- 1		9E	ŞUB	14	DE	LDM	14	
1F	JCN	CN=15	5F	JMS	۲		9F	SUB	15	DF	LDM	15	
20	FIM	0	60	INC	0		AO	LO.	0	EQ	WRM		
21 22	SRC	0	61	INC	1		A1	LD	1	E1	WMP WRR		
23	SRC	2 2	63	INC	2		A2 A3	LD LD	2 3	£2	WPM		
24	FIM	4	64	INC	4		A4	FD.		E4	WRO		
25	SRC	1	65	INC	5		AS	LO		€5	WAT		
26	FIM	Š	66	INC	6		AS	LD	į	£6	WR2		
27	SRC	Š	67	INC	7		A	נט	ž	E7	WR3		
28	FIM	i	68	INC	8		AB	ĹĎ	i	E	SBM		
29	SRC	8	69	INC	9		A9	LO	•	ES	ROM		ı
2A	FIM	10	6A	INC	10		AA	ĹĎ	10	EA	ADR		
28	SRC	10	68	INC	11		AB	LO	11	EB	ADM		
2C	FIM	12	6C	INC	12		AC	ĹŪ	12	EC	RDO		
20	SRC	12	6D	INC	13		AD	LD	13	ED	AD1		
2E	FIM	14	6E	INC	14		AE	LO	14	EE	RD2		
2F	SRC	14	GF	INC	15		AF	LĎ	15	₽F.	RD3		
30	FIN	0	70	ISZ	0		80	XCH	0	FO	CFS		
31	JIN	0	71	ISZ	1		18	XCH	1	F1	CFC		
32	FIN	2 2	72	ISZ	2		82	XCH	2	F2	IAC		
33	JIN		73	ISZ	3		23	XCH	3	F3	CMC		
34	FIN	4	74	ISZ	4		84	XCH	4	F4	CMA		
35	JIN	4	75	ISZ	5		85	XCH	\$	FS	RAL		
36	FIN	•	76	ISZ	6		86	XCH	•	F6	RAR		
37	JIN	•	77	ISZ	7		87	XCH	7	F7	TCC		
38	FIN		78	ISZ			14	XCH	•	F8	DAC		
39	MIL		79	ISZ	9		69	XCH		F9	TCS		
34	FIN	10	7A	ISZ	10		BA.	XCH	10	FA			
38	JIN	10	78	ISZ	11		8.6	XCH	11	FB	DAA		
3C	FIN	12	7C	ISZ	12		8C	XCH	12	FC	KSP		
30	JIN	12	70	ISZ	13		80	XCH	13	FD	ĐCĻ		
3E	FIN	14	7E	ISZ	14		8E	XCH	14	FE	-		
3F	JIN	14	75	ISZ	15		8F	XCH	15	FF	-		



Absolute Maximum Ratings*

Ambient Temperature Under Bias Storage Temperature Input Voltages and Supply Voltage with respect to Vss Power Dissipation

.... 0°C to 70°C -55°C to + 125°C "COMMENT:

+0.5V to -20V

Stresses above those listed under "Absolute Meximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this 1.0 Watt specification is not implied.


D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{SS} = V_{DD} = 15V \pm 5\%$; $t_{dPW} = t_{dD}t = 400$ neec; logic "0" is defined as the more positive voltage (VIH., VOH); logic "1" is defined as the more negative voltage (VIL., VOL); Unless Otherwise Specified.

SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
lop	Average Supply Current		30	40	mA	T _A =25°C
INPUT C	ARACTERISTICS					
L	Input Leakage Current			10	μА	VIL=VDD
VIH	Input High Voltage (Except Clocks)	V _{SS} -1.5		V ₅₅ +.3	V	
VIL	Input Low Voltage (Except Clocks)	Voo		V ₅₅ -5.5	V	
VILO	Input Low Voltage	Voo		Vss-4.2	V	4004 TEST Input
VIHC	Input High Voltage Clocks	V _{SS} -1.5		V ₃₅ +.3	٧.	
VILC	Input Low Voltage Clocks	Voo		V _{SS} -13.4	V	
OUTPUT	CHARACTERISTICS	•				
lro	Data Bus Output Leakage Current			10	μА	Vout=-12V
Voн	Output High Voltage	V ₅₅ 5V	V ₅₈		V	Capacitance Load
Pr	Data Lines Sinking Current	8	15		mA	Vour=Vss
P	CM-ROM Sinking Current	6.5	12		mA	Vour=Vss
ρι	CM-RAM Sinking Current	2.5	6		mA	Vour=Vss
VOL.	Output Low Voltage, Data Bus, CM, SYNC	V _{SS} -12		V ₈₅ -6.5	V	loL=0.5mA
ROH	Output Resistance, Data Line "0" Level		150	250	Ω	Vour=Vss5V
ROH	CM-ROM Output Resistance, Data Line "0" Level		320	600	Ω	Vour=Vss5V
ROH	CM-RAM Output Resistance, Data Line "0" Level		1.1	1.8	kΩ	Vour=Vss5V
CAPACIT	ANCE					
C.	Clock Capacitance		14	20	pF	VIN-VSS
Cos	Deta Bus Capacitance		7	10	pF	VIN=VSS
CIN	Input Capacitance			10	pF	VIN=VSS
Cour	Output Capacitance			10	pF	V _{IN} =V _{SS}

Typical D.C. Characteristics



A.C. Characteristics

TA =0°C to 70°C, VSS-VDD = 15V ±5%

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
tcy	Clock Period	1.35		2.0	μsec	
₩ A	Clock Rise Time			50	ns	
ter .	Clock Fall Times			50	ns	
	Clock Width	380		480	ns	
	Clock Delay ϕ_1 to ϕ_2	400		550	ns	
	Clock Delay ϕ_2 to ϕ_1	150			ns	
	Data-In, CM, SYNC Write Time	350	100		ns	
	Data-In, CM, SYNC Hold Time	40	20		ns	
	Data Bus Hold Time During M ₂ -X ₁ and and X ₂ -X ₃ Transition.	150			ns	
tos[2]	Set Time (Reference)	0			ns	
	Data-Out Access Time Data Lines			930 700	ns ns	COUT * 500pF Data Lines 200pF Data Lines
	Data Lines			930	ns	500pF SYNC
	SYNC CM-ROM			930	ns	180pF CM-ROM
	CM-RAM			930	ns	50pF CM-RAM
₹ОН	Data-Out Hold Time	50	150		ns	C _{OUT} =20pF

Notes: 1. tyl measured with type = 10ness.

2. TACC is Data Bus, SYNC and CM-line output access time referred to the \$\phi_2\$ trailing edge which clocks these lines out. tog is the more output access time referred to the leading edge of the next \$2 clock pulse.

3. All MCS-40 components which may transmit instruction or data to the 4004 at M2 and X2 always enter a float data until the 4004 takes over the data trus at X1 and X3 time. Therefore the tip requirement is always intered since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change fester than 1 V/µs.

4. CDATA BUS = 200pF if 4008 and 4009 or 4289 is used.






Figure 1. Timing Diagram.




Figure 2. Timing Detail.