Skip to content
View lxxzxxjxx's full-sized avatar
Block or Report

Block or report lxxzxxjxx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Hello-world Hello-world Public

    The first time use of Github

  2. ariane ariane Public

    Forked from openhwgroup/cva6

    Ariane is a 6-stage RISC-V CPU capable of booting Linux

    SystemVerilog

  3. fpnew fpnew Public

    Forked from openhwgroup/cvfpu

    Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

    SystemVerilog

  4. riscv-tools riscv-tools Public

    Forked from riscv-software-src/riscv-tools

    RISC-V Tools (ISA Simulator and Tests)

    Shell

  5. riscv-isa-sim riscv-isa-sim Public

    Forked from riscv-software-src/riscv-isa-sim

    Spike, a RISC-V ISA Simulator

    C

  6. riscv-opcodes riscv-opcodes Public

    Forked from riscv/riscv-opcodes

    RISC-V Opcodes

    Python